

Pentium® OverDrive® PROCESSOR WITH MMX™ TECHNOLOGY FOR Pentium PROCESSOR-BASED SYSTEMS

200-MHz Pentium® OverDrive® Processor with MMX[™] Technology to upgrade 100/133/166-MHz Pentium Processor-Based Systems

180-MHz Pentium OverDrive Processor with MMX Technology to upgrade 90/120/150-MHz Pentium Processor-Based Systems and upgrades 75-MHz Pentium Processor-Based Systems to 150-MHz

166-MHz Pentium OverDrive Processor with MMX Technology to upgrade 100/133-MHz Pentium Processor-Based Systems

- Support for MMXTM Technology
- Powerful Processor Upgrades for Upgradable Pentium[®] Processor-Based Systems
- Superscalar Architecture
 - Enhanced pipelines
 - Two Pipelined Integer Units Capable of 2 Instructions/Clock
 - Pipelined MMX Unit
 - Pipelined Floating-Point Unit
- Separate Code and Data Caches
 - Deeper Write Buffers, "Pool" Configuration
 - Enhanced Branch <u>Prediction</u>
 - Virtual Mode Extensions
- 32-Bit CPU with 64-Bit Data Bus
- .35µM CMOS Silicon Technology



- On-package Voltage Regulation and Voltage Filtering
- Integrated Fan/Heatsink Thermal Solution
- Compatible with Installed Software Base
 - MS-DOS*, Windows*, Windows 95, Windows NT, OS/2*, UNIX*
- Product Line Supports Socket 5 & Socket 7 Designs
- 320 pin SPGA Package
- Bus/Core Ratio, Hard-Bonded in 2/5 and 1/3 Modes
- Easy Installation
- Supports 50, 60, 66-MHz Bus Speeds
- Single 3.3 Volt Supply

Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Information contained herein supersedes previously published specifications on these devices from Intel.

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

The Pentium[®] OverDrive[®] processor with MMX[™] technology is an end-user, single chip, Pentium processor upgrade product. The end user is able to add support for Intel's new MMX technology and increase the performance of their PC by simply replacing the existing 75, 90, 100, 120, 133, 150, and 166-MHz Pentium processor with a Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology provides the performance needed for today's mainstream desktop applications and workstations. The Pentium OverDrive processor with MMX technology is binary compatible with the Pentium processor and compatible with the entire installed base of applications for MS-DOS*, Windows*, Windows 95, Windows NT, OS/2*, and UNIX*.

The 200-MHz Pentium OverDrive processor with MMX technology is designed to upgrade 100, 133, and 166-MHz Pentium processor-based systems. All most all of these systems use ZIF sockets that allow easy end user installation of the processor upgrade.

The 180/150-MHz Pentium OverDrive processor with MMX technology is designed to upgrade 75, 90, 120, and 150-MHz Pentium processor-based systems.

The 166-MHz Pentium OverDrive processor with MMX technology is designed to upgrade 100 and 133-MHz Pentium processor-based systems.

The Pentium OverDrive processor with MMX technology for Pentium processor-based systems has 4.5 million transistors and is built on Intel's advanced 0.35-micron silicon technology. The Pentium OverDrive processor with MMX technology is equipped with high reliability, integrated fan/heatsinks.

Technical Product Notice

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium OverDrive processor with MMX technology may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com

Copyright © Intel Corporation 1996, 1997.

* Third-party brands and names are the property of their respective owners.

intel

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

CONTENTS

PAGE

1.0. INTRODUCTION	5
1.1. Product Overview	5
1.2. Product Description	8
1.3. Purpose of this Document	8
1.4. Compatibility Note	8
2.0. PINOUT AND PIN DESCRIPTION	8
2.1. Pinout	8
2.2. Pin Cross Reference1	1
2.3. Quick Pin Reference1	4
2.4. Pin Descriptions2	2
2.4.1. INPUT PINS2	2
2.4.2. OUTPUT PINS2	4
2.4.3. INPUT/OUTPUT PINS2	5
2.4.4. PIN GROUPING ACCORDING TO FUNCTION2	6
3.0. COMPONENT OPERATION2	7
3.1. Core to Bus Ratio for Higher Speed2	7
3.2. Hardware Interface Differences2	7
3.2.1. CPUTYP SIGNAL2	7
3.3. Processor Initialization2	7
3.3.1. POWER UP SPECIFICATION	7
3.3.2. TEST AND CONFIGURATION FEATURES (BIST, FRC, TRISTATE TEST MODE)2	8
3.3.3. INITIALIZATION WITH RESET, INIT AND BIST2	8
3.4. Instruction Differences2	8
3.4.1. MMX™ TECHNOLOGY EXTENSIONS TO THE INTEL ARCHITECTURE2	8
3.4.2. RDPMC (READ PERFORMANCE MONITORING COUNTER)2	8
3.5. CPUID2	8
3.6. On-Package Fan/Heatsink3	0

	PAGE
3.7. On-Package Voltage Regulator	30
3.8. Cache Support	30
3.9. Code Prefetch Queue and Branch Tar	get
Buffers	
3.10. I/O Buffers	30
3.11. Test Register Access	30
4.0. BIOS AND SOFTWARE	31
5.0. ELECTRICAL SPECIFICATIONS	31
5.1. Power and Ground	31
5.2. Decoupling Recommendations	31
5.3. Other Connection Recommendations.	31
5.4. Absolute Maximum Ratings	31
5.5. D.C. Specifications	33
5.6. A.C. Specifications	34
5.6.1. A. C. TABLES FOR A 50-MHZ BU	JS34
5.6.2. A. C. TABLES FOR A 60-MHZ BU	JS38
5.6.3. A. C. TABLES FOR A 66-MHZ BU	JS42
5.6.4. TIMING AND WAVEFORMS	46
6.0. MECHANICAL SPECIFICATIONS	50
6.1. Package Dimensions	50
6.2. Spatial Requirements	52
6.3. Socket	
6.3.1. SOCKET COMPATIBILITY	53
6.3.2. SOCKET 5 PINOUT	53
6.3.3. SOCKET 7 PINOUT	54
7.0. THERMAL SPECIFICATIONS	57
8.0. TESTABILITY	57
8.1. Introduction	57
8.2. Built in Self Test (BIST)	57
8.3. Tri-State Test Mode	57

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

intel

FIGURES

Figure 1. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Block Diagram6
Figure 2. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Key Features7
Figure 3. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Upgrade Choices .7
Figure 4. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Pinout—Top Side View9
Figure 5. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Pinout—Pin Side View10
Figure 6. Pentium ${}^{\textcircled{R}}$ OverDrive ${}^{\textcircled{R}}$ Processor with MMX ${}^{\scriptsize\mbox{\tiny MMX}}$ Technology with Fan/Heatsink30
Figure 7. Clock Waveform46
Figure 8. Valid Delay Timing46
Figure 9. Float Delay Timing47
Figure 10. Setup and Hold Timing47
Figure 11. Reset and Configuration Timing48
Figure 12. Test Timing49
Figure 13. Reset and Configuration Timing50
Figure 14. Pentium® OverDrive® Processor with MMX™ Technology Package Dimensions
Figure 15. Illustrates Physical Space Requirements for the Pentium [®] OverDrive [®] Processor with MMX [™] Technology
Figure 16. Required Free Space from Sides of SPGA Package53
Figure 17. 320-Pin Socket 554
Figure 18. Pentium [®] OverDrive [®] Processor with MMX [™] Technology Pinout—Top Side View55

Figure 19. Pentium [®] OverDrive [®] Processor with
MMX [™] Technology Pinout—Pin Side
View56

TABLES

Table 1. 320-Pin SPGA Pin Cross Reference by Pin Name	11
Table 2. Quick Pin Reference	
Table 3. Input Pins	22
Table 4. Output Pins	24
Table 5. Input/Output Pins	25
Table 6. Interprocessor I/O Pins	25
Table 7. Pin Functional Grouping	26
Table 8. Pin Functional Groupings Not Supporte by Pentium [®] OverDrive [®] Processor with MMX [™] Technology	
Table 9. Core/Bus Frequencies	27
Table 10. EAX Bit Values Definition for CPUID.	29
Table 11. EAX Bit Values Definition for Process Type	
Table 12. Absolute Maximum Ratings without Fan/Heatsink	32
Table 13. Absolute Maximum Ratings for Fan/Heatsink Only	32
Table 14. 3.3V D.C. Specifications	33
Table 15. 50-MHz Bus A.C. Specifications	34
Table 16. 60-MHz Bus A.C. Specifications	38
Table 17. 66-MHz Bus A.C. Specifications	42
Table 18. Pentium [®] OverDrive [®] Processor with MMX™ Technology Package Summary	50
Table 19. Package Dimensions	
Table 20. Design Considerations	

intel

1.0. INTRODUCTION

This datasheet describes Intel's Pentium OverDrive processor with MMX technology for upgradable Pentium processor-based systems. The Pentium OverDrive processor with MMX technology currently includes upgrades for 75, 90, 100, 120, 133, 150, and 166-MHz Pentium processors. Technical descriptions of other Pentium OverDrive processors are available in Intel OverDrive® Processors datasheet (Order #290436).

This datasheet is intended to be used in conjunction with the *Pentium® Family User's Manual* (Order #241428), which describes the Pentium family architecture and functionality. All enhancements or differences between the Pentium OverDrive processor with MMX technology and the original Pentium processor (i.e., 75/90/100/120/133/150/ 166-MHz Pentium processor vs. 200/180/166-MHz Pentium OverDrive processor with MMX technology) are described in this datasheet. Pentium processor-based systems that are compatible with the Pentium OverDrive processor with MMX technology must be designed to both the original processor specifications and the Pentium OverDrive processor with MMX technology specifications.

1.1. Product Overview

The Pentium OverDrive processor with MMX technology, for upgradable 75, 90, 100, 120, 150, and 166-MHz Pentium systems, allows users to upgrade to more advanced Pentium processor technology and adds Intel's new MMX technology.

Figure 1 contains the block diagram of the Pentium OverDrive processor with MMX technology. Figure 2 lists some of the enhancements of the Pentium OverDrive processor with MMX technology. Figure 3 describes the upgrade choices available for an existing Pentium processor system.




Figure 1. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Block Diagram

intel

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

Int

- Based on Advanced Pentium[®] Processor with MMX[™] Technology
- Superscalar Architecture
- Pipelined Floating-Point Unit
- Separate 16K Code and 16K Data caches Bus Cycle Pipelining
- 64 Bit Data Bus
- Address Parity
- Virtual Mode Extensions
- System Management Mode
- Fractional Bus Operation

200, 180, and 166-MHz Pentium **OverDrive[®] Processors** with MMX Technology

- .35µM CMOS Silicon Technology
- Dynamic Branch prediction
- Improved Execution Time
- Writeback MESI Protocol in the Data Cache
- Internal Parity Checking
- Performance Monitoring
- Execution Tracing
- Active Fan/Heatsink
- For 75, 90, and 100-MHz Pentium Processor-Based Systems
- 320 Pin SPGA Pinout
- On-package Voltage Regulation

290607-2






Figure 3. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Upgrade Choices

1.2. Product Description

The Pentium OverDrive processor with MMX technology comes in a 320-pin SPGA package and is a drop-in replacement for the 75, 90, 100, 120, 133, 150 and 166-MHz Pentium processor. It comes with on-package voltage regulation to provide the required 2.8 volts for the core and a fan/heatsink for a complete thermal solution. The internal core operates at 3.0 and 2.5 times the speed of the system bus for respective 200MHz and 166-MHz Pentium OverDrive processor with MMX technology. For dual socket systems the original processor must be removed and the Pentium OverDrive processor with MMX technology should be installed in the secondary socket since it does not support dual processing.

1.3. Purpose of this Document

This document describes the system architecture and physical environment of Pentium OverDrive processor with MMX technology. It also outlines differences between the originally installed Pentium processor and the Pentium OverDrive processor with MMX technology.

1.4. Compatibility Note

In this document some register bits are shown as "Intel Reserved" (RES) and some pins are marked as "No Connects" (NC) or "Reserved" (RES). When reserved bits are called out, treat them as fully undefined. This is essential for software compatibility with current and future processors. When a pin is marked as a "NC" or "RES" it is important to not connect any other signals to such pins to ensure proper operation. Intel strongly recommends following the guidelines below:

- Do not depend on the states of any undefined bits when testing the values of defined register. Mask them out when testing.
- Do not depend on the states of any undefined bits when storing them to memory or another register.
- 3. Do not depend on the ability to retain information written into any undefined bits.
- 4. When loading registers always load the undefined bits as zeros.
- 5. Never connect signals to device pins marked "NC" or "RES".
- 6. INC pins are Internal No-Connects. This means that the pin is not connected to the processor internally. For example; the CPUTYP signal pin on the Pentium OverDrive processor with MMX technology is internally not connected to the package pin. The core is internally tied to V_{SS}. The pin on the package is defined as INC. Any external connections to the package pin will not affect the processor core because the core is physically disconnected from the package pin.

2.0. PINOUT AND PIN DESCRIPTION

2.1. Pinout

The Pentium OverDrive processor with MMX technology has a 320-pin SPGA pinout and is designed to be installed into Socket 5 or Socket 7. See Section 6.3 for more details on Socket 5 and Socket 7. Figure 4 and Figure 5 are illustrations of each side of the SPGA package.

	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	
A B C D E	D50 D48 D44 D39 D37 D35 D33 DP3 D30 D28 D24 D23 D19 D17 D12 D8 DP0 0	A B C D E
F	D54 D52 D49 D46 D42 VSS VSS VCC2 NC VSS VCC3 VSS NC VCC3 VSS VSS D7 D6 VCC3 DP6 D51 DP5 D5 D4	F
G	VCC2 D55 D53 D1 VCC3	G
н	VŠS D56 PICČLK VŠS	
ĸ	VCC2 D57 D58 PICD0 D2 VCC3	ĸ
L	VSS D59 D0 VSS VČC2 D61 D60 VČC3 PIČD1 VČC3	L
м		м
Ν	VSS D62 TCK VSS VCC2 D63 DP7 TD0 TD1 VCC3	N
Ρ	VSS IER#	Р
Q	VČ2 PMÔBPO FEŘ <i>t</i> TRŠT# CPŮŤYP VČC3	Q
R	<u>v\$s pm1bp1</u> <u>NC v\$s</u>	R
S T	VCC2 BP2 BP3 NC NC VCC3	S T
T U	VSS MIO# VCC3 VSS	
v	VČC2 CAČHE# IŇV VČC3 VŠS VČC3	v
w	VSS AHOLD STPCLK# VSS	w
х		х
Y	VSS BRDV# INC VSS VCC2 BRDVC# NA# INC FRCMC# VCC3	Y
z		z
AA		AA
AB	VSS HOLD SMI# VSS	AB
AC	VCC2 PHITM# PRDY NMI RS# VCC3	AC
AD	VSS PBGNT# INTR VSS	AD
AE AF	VCC2 PBREQ# APCHK# A23 D/P# VCC3	AE AF
AG	VSS PCHK# A21 VSS	AG
AH	ν χ λ	АН
AJ		AJ
AK		AK
AL		AL
AM		AM
AN	VČC5 VČC5 IŇC FLŮSH# VČC2 VČC2 VČC2 VČC2 VČC2 VČC3 VČC3 VČC3 VČC3 VČC3 VČC3 ANO Å6 ŇC VŠS	AN
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	
	290	607-4

Figure 4. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Pinout—Top Side View

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

intel®

μ μc D15 D18 D22 VCC3 VCC3 </th <th></th> <th>37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1</th>		37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D11 D13 D14 D20 VSS VSS <td>A R</td> <td>NC D15 D18 D22 VCC3 VCC3 VCC3 VCC3 VCC3 VCC2 VCC2 VCC2 VCC2 VCC2 D41 VSs</td>	A R	NC D15 D18 D22 VCC3 VCC3 VCC3 VCC3 VCC3 VCC2 VCC2 VCC2 VCC2 VCC2 D41 VSs
D DP D10 D11 D1 D2 D2 D32 D34 D35 D35 D35 D35 D36 D46	с	
E ψ	D	
V (C3 V (C3 <t< td=""><td>Е</td><td></td></t<>	Е	
G ψC3 D1 D3 D5 ψC2 D3 D5 ψC2 H ψS5 PGCLK D54 ψS5 D58 D57 ψC2 J ψC3 D2 PGCD D54 ψS5 D58 D57 ψC2 D54 ψS5 L ψC3 PGCD WC3 PG D57 WC3 D60 D61 ψC2 U U WC3 TT D63 U	F	
H všs próčuk 054 všs 054 všs J včc3 02 mčbo 059 všs 059 všs K všs 00 050 včc3 050 včc3 M všs 100 včc3 nčo včc3 050 včc3 N včc3 růc 050 včc3 050 včc3 Včc3 rů 100 052 včs3 050 včc3 Včc3 růč nč 053 včc3 057 včc2 Včc3 rů 100 052 včs3 050 včc3 Včc3 růř 100 včc3 100 včc3 100 včc3 V včc3 růč nč 100 včc3 100 včc3 V včc3 všš včc3 100 včc3 100 včs 100 všs V včc3 ráčkar nň 100 všs 100 všs N včc3 růň	G	
J v°ča b² μ°čbo b³s b²s b²s <t< td=""><td>н</td><td></td></t<>	н	
K VŠS D0 L VČC3 PČD3 VČC3 M VŠS TČK N V VŠS TČK N V VČC3 TĎI TĎO V VČS TĎI TĎO V VČS TĎI TĎO V VČS TĎI TĎO V VČS TČH NŠS V VČS VČC3 TČH V VŠS VČC3 VČC3 V VČS VČC3 VČC3 V VČS NČC3 NČC4 V VŠS NČC3 NČ V VČS3 NČC4 NŠS V VČS3 NČC4 NŠS V VČS3 NČC4 NŠS V VČS3 NČM NČ V VČS3 NŠM VČC3 V VČS3 NŠM NČ VČC3	J	
L ν ν ν ν ν ν υ ω	к	0 0 0 0
M VŠS TČK N VČC3 TĎI TĎO P VŠS TŇŠH DĚ2 VŠS R VŠS TŇŠH DĚ2 VŠS VČC3 CPÚTYP TRŠT# P P P P VŠS T DĚ2 VČC3 P <td< td=""><td>L</td><td></td></td<>	L	
N VCC3 TĎ TĎ DP DŠ3 VCC3 P VŠS TMŠ# DP DŠ3 VCC3 LER# VŠS LER# VŠS LER# VŠS LER# VŠS PMTBP1 VŠS PMTBP1 <td>м</td> <td></td>	м	
P všs τiš# iEŘ# všs Q včc3 cc UTYP Tršf# ref. R všs nčc puřten všs S včc3 nč puřten všs V všs včc3 nč puřten všs V všs včc3 nč puřten včc3 V všs včc3 nč puřten včc3 V všs všs nčc nňlon všs V všs nčc3 nň nň nňv včc3 V všs nň nň nň nň nň V včc3 nč nň nň nň nň V včc3 nň nň nň nň nň nň V všs nň nň nň nň nň nň nň nň V všs nň	Ν	
R VCC3 CPUTYP TRST# FERR# PM08P0 VCC3 R VSS NC BP3 BP2 VCC3 T VSS VCC3 VCC3 VCC3 VCC3 BP3 BP2 VCC2 V VSS VSS VCC3	Р	
VSS NC PMIBP1 VSS V VCC3 NC MC BP3 BP2 VCC3 V VCC3 VSS VCC3 MID# VSS MID# VSS V VCC3 VSS VCC3 VSS VCC3 MID# VSS V VCS STPCLK# MID# VSS MID# VSS V VCS NC NC KE## EWBE# VCC3 V VCS FRCMC# INC KE## EWBE# VCC3 V VCS RS Mi# RD VCC3 RPH## RPH## RPH## VCS NC N VS MIM VCC3 RPH RPHI##	Q	VCC3 CPUTYP TRST# FER# PM0BP0 VCC2
T VCC3 NC NC NC ND BP3 BP2 VCC2 V VCC3 VSS VCC3 VCC3 VCC3 VCC3 ND VSS ND VCC2 MD VSS ND VCC2 MD VSS ND VCC2 AHOLD VSS ND VCC2 AHOLD VSS ND VCC2 AHOLD VSS ND REP VCC2 AHOLD VSS ND REP VCC2 BRD VCC2 AHOLD VSS ND REP VCC2 BRD VCC2 BRD VCC2 BRD VCC2 BRD VCC2 BRD VCC2 BRD VCC2 BD F VSS ND ND BD F VSS ND VSS ND ND ND VSS ND ND VCC2 ND ND ND VCC2 ND ND ND ND VCC2 ND ND ND VCC2 ND ND ND VSS ND NS ND ND VCC2 ND ND ND ND ND ND ND VSS ND ND ND ND ND ND ND ND ND		<u>รร ทั่</u> พร้อง เป็น เป็น เป็น เป็น เป็น เป็น เป็น เป็น
U VČC3 VŠS VČC3 VŠS VČC3 VŠS VČC3 VŠS NV CAČHE# VČC2 NV CAČHE# VČC2 NU VČC3 VČC3 NČ NČ AHÔLD VŠS NU VČC3 NČ NČ AHÔLD VŠS NU VČC3 NČ NČ </td <td>s -</td> <td>včc3 NČ NČ BP3 BP2 VČC2</td>	s -	včc3 NČ NČ BP3 BP2 VČC2
v vcc3 vss vcc3 vss vcc3 vss vcc3 vss vcc3 vcc3 </td <td></td> <td></td>		
VSS STPCLK# AHOLD VSS W VČC3 NČ NČ KEN# EWBE# VČC2 X VŠS INČ BRĎV# VŠS BRĎV# VŠS Y VČC3 FRCMC# INČ BRĎV# VŠS BRĎV# VŠS Z VŠS PÉN# BDFF# VŠS BDFF# VŠS B VŠS SMI# HÓLD VŠS HŘI# VČC2 BRĎV# VČS U VČC3 RŠ# INIT BDFF# VČC3 PŠP PHI## VČC2 U VŠS SMI# HÓLO VŠS PRĎV PHI## VČC2 U VŠS NMI D VŠS PČD SMIAČT# VČC2 PČD SMIAČT# VČC3 PČD SM		
V VCC3 NC NC KEN# EWBE# VCC2 BRÖV# KEN# EWBE# VCC2 BRÖV# KEN# EWBE# VCC2 BRÖV# BRÖV# VSS V VCC3 FRÖM# INC X NÅ# BRÖVC# VCC2 BRÖV# BRÖV# VSS A VCC3 GG VCC3 RS# INM HOLD VSS B VSS SM## BRÖV VCC3 RS# NM VCC3 RS# NC VSS PCD NMA£# VCC3 VSS PCD NMA£# VSS PCD NMA£# VSS PCD NMA£# NC VSS PCD NA£# <td></td> <td></td>		
V VSS INC BRUV# VSS V VČC3 FRČMC# INC NÅ# BRÖVC# VČC2 BRÚV# VSS Z VŠS PĚN# A VČC3 ISNIH# BDFF# VŠS B VŠS SMI# DU VŠS INIT BDFF# VČC3 C VČC3 RŠ# INIT PRDV PHIT# VČC3 PŘ# PHIT# VČC3 D VŠS INIT PRDV PHIT# VČC3 PRDV PHIT## VČC3 PRDV PHIT## VČC2 PRDV PHIT## VČC2 PRDV PHIT## VČC3 PKD PHIT## VČC3 PKD PHIT## VČC3 PKD PHIT## VŠS PCD SMIAC# VČC2 PCD PRDV PHIT# VŠS PCD SMIAC# VČC3 PCD SMIAC# VČC3 PCD SMIAC# VČC2 PCD SMIAC# VČC2 PCD SMIAC# VČC3 VŠS		VCC3 NC NC KEN# EWBE# VCC2
Z VCC3 FRCMC# INC NA# BRDVC# VCC2 BDVF## VSS M VCC3 IGNNE# INT BDVF## VSS B VSS SM## HOLD VSS NBWT# PHT# VCC2 B VSS SM## HOLD VSS C VCC3 RS# NM# PRDV PHT# VCC2 D VSS INTR PRDV PHT# VSS PRDV PHT# VSS F VSS A2 PCBN## PSS NM# VCC3 PCBN## PBRE0# VCC2 G VCC3 A24 A27 PCBN## PSS NM# VSS VCC3 VSS NC VSS VCC3 VSS ADS## HDA BREQU A22 A26 VCC3 VSS NC VSS VCS VSS ADS# HDA BREQU NC ADS# HDA BREQU NC ADS## HDA AD AD AD AD AD AD	Ŷ	VŠS INC BRDY# VŠS
N VSS PEN# BOFF# VSS A VČC3 IGNNE# INIT B BOFF# VSS B VŠS SMI# HOLD VŠS HOLD VŠS D VŠS INIT PRDV PHIT## VČC2 HOLD VŠS D VŠS INIT PRDV PHIT## VČC2 PRDV PHIT## VČC2 D VŠS INIT PRDV PHIT## VČC2 PRDV PHIT## VČC2 F VŠS A23 PRDV PHIT## VČC2 PCB PREV PREV PREV PREV PCB PK## VČC2 PCB PK## VŠS A24 A27 PČD SMIACT# VČC2 VČC3 VŠS A25 A31 VŠS VŠS VŠS VŠS VČC3 VŠS NČ VŠS VČC2 VŠS A0Š# HDA BŘEQ IDČK# VŠS VŠS VŠS NČ	z	
IB VŠS SMI# HOLD VŠS VČC3 RŠ# NMI HOLD VŠS VČ VČC3 RŠ# NMI PRĎV PHIŤM# VČC2 VČC3 NŠF NIT PRĎV PHIŤM# VČC2 PBGŇT# VŠS E VČC3 DP# A23 PCBK# VŠS APCHK# PBRČU# VČC2 PCBK# VŠS G VČC3 AŽ4 AŽ7 PČD SMIÄCT# VČC2 LOČK# VŠS H AŽ2 AŽ6 LOČK# VŠS LOČK# VŠS VŠS AŽ3 AŠ5 A13 A15 A17 A19 RESET CL BĚ3# BĚ3# BE3# B	A	
LC V.C.3 RŠ# NMI PRĎV PHIŤM# V.C.2 LD V.ŠS INTR PBGN T# V.ŠS PPBDR T# V.ŠS LE V.C.3 D.P# A23 PCHK# V.ŠS APCHK# PBBCN T# V.ŠS F V.ŠS AŽ1 PCD PMIČK# PŠD SMIÄCT# V.ČC2 PCHK# V.ŠS G V.ČC3 AŽ4 Á27 PCD SMIÄCT# V.ČC2 LOČK# V.ŠS H AŽ2 AŽ6 LOČK# V.ŠS V.ŠS V.ŠS V.ČC2 V.ŠS ADŠ# HLDA BŘEQ V.ŠS AŽ6 L LOČK# V.ŠS V.ŠS V.ŠS V.ŠS V.ŠS ADŠ# HLDA BŘEQ V.ŠS AŽ6 L V.ŠS NČ SŠ V.ŠS V.ŠS V.ŠS ADŠ# ADŠ# KK Až8 AŽ9 AŠ A11 A14 A16 A18 A20	٩в	
D VŠS INTR PBGNT# VŠS IE VČC3 DP# A23 APCHK# PBRČNT# VŠS IF VŠS AŽ1 PCĎK# VŠS AZ1 PCĎK# VŠS G VČC3 AŽ4 ÁŽ7 PČD SMIAČT# VČC2 IČK# VŠS H AŽ2 AŽ6 IČK# VŠS VČC3 VŠS VČC3 VŠS VČC3 VŠS AĎS# HĽDA BŘEQ IČK# VŠS IČK# VŠS IŠK# IČK# VŠS IČK# VŠS IČK# VŠS IČK# VŠS IČK# VŠS IČK# VŠS IČK# IČK# VŠS IČK#	AC	
IE VČC3 DIP# A23 APČIHK# PBRĚCJ# VČC2 F VŠS AŽ1 PCHK# VŠS PČD PKH# VŠS G VČC3 AŽ4 ÁŽ7 PČD SMIAČT# VČC2 LOČK# VŠS H AŽ2 AŽ6 LOČK# VŠS VŠS VČC3 VŠS NČ VŠS NČ VŠS VŠS VČC2 VŠS AĎS# HĽDA BŘEQ LOČK# VŠS VŠS VŠS NČ PČD SMIAČT# VČC2 LOČK# VŠS LOČK# VŠS VŠS VŠS VČC2 VŠS AĎS# HĽDA BŘEQ L VŠS AŽ9 AŠ AĎ1 AĎ1 AĎ1 AĎ1 AĎ1 AĎ1 AĎ1 AĎ1 AĎ2 AĎ1 AĎ1 AĎ2 AĎ2 AĎ1 AĎ2 AĎ2 AĎ2 AĎ2 AĎ2 AĎ2 AĎ1 AĎ2 AĎ1 AĎ2 AĎ2 AĎ2 AĎ2 AĎ2 AĎ2	AD	
IF VŠS AŽ1 PCHK# VŠS IG VČC3 AŽ4 ÁŽ7 PČD SMIAČT# VČC2 IH AŽ2 AŽ6 LOČK# VŠS LOČK# VŠS V VŠS AŽ5 A31 VŠS VČC3 VŠS NČ VŠS NČ VŠS VČC2 VŠS ADŠ# HĽDA BŘEQ V VŠS AŽ5 A31 VŠS VČC3 VŠS NČ VSS NČ VŠS VČC2 VŠS ADŠ# HĽDA BŘEQ BČ3# BĚ3# BĚ3# BĚ3# BĚ3# BĚ3# BĚ3# BĚ3# HT# DVČ# AP L VŠS AŠ AŤ1 AŤ4 AŤ4 AŤ4 AŽ6 NČ SČVC BĚ3# BĚ2# BÉ0# BUSČHK# HT# DVČ# AP L VŠS AŠ3 AŤ1 AŤ4 AŤ4 AŽ6 VŠS VŠS VŠS VŠS <t< td=""><td>λE</td><td></td></t<>	λE	
IC VČC3 AŽ4 AŽ7 PČD <smiact#< th=""> VČC2 IH AŽ2 AŽ6 LOČK# VŠS U VŠS AŽ5 A31 VŠS VČS LOČK# VŠS M AŽ2 AŽ6 LOČK# VŠS NČ VŠS VČC2 VŠS VŠS AĎ5 AD5# HĽDA BŘ BČ VŠS AĎ5 VČC2 VŠS NČ VŠS VŠS VŠS AĎ5# HĽDA BŘ BČ BČ3# BĚ1# AZÔM# HĬT# D/Č# AP L VŠS AŠ AŠ1 A16 A18 AŽ0 NČ SČYC BĚ4# BĚ2# BUSČHK# HTM# PŴT INČ L VŠS AŠ Aš Aš VŠS VŠS</smiact#<>	AF	
H A22 A26 U VŠS A25 A31 VŠS VČC3 VŠS VŠS NČ VŠŠ VČC3 VŠŠ NČ VŠS VČC2 VŠŠ VŠS ADŠ# HĽDA BŘEQ K A28 A29 A5 A9 A13 A15 A17 A19 REŠET ČLK BĚ7# BĚ3# BĚ1# A20M# HľT# DIĆ# AP L VŠS A3 A7 A11 A12 A14 A16 A18 A20 NČ SČYC BĚ6# BE4# BĚ2# BĚ0# BUSČHK# HITM# PŴT INČ M A30 A4 A8 VŠS	G	
U VŠS AŽ5 A31 VŠS VČC3 VŠS VŠS NČ VŠŠ VČC3 VŠŠ NČ VŠS VČC2 VŠS VŠS AĎŠ# HŮA BŘEO K Až8 Až9 AŠ A9 A13 A15 A17 A19 REŠET CĽK BĚ7# BĚ3# BĚ3# BĚ1# AZÔM# HŮT# D/Č# AP L VŠS A3 A7 A11 A12 A14 A16 A18 AZO NČ SČÝC BĚ6# BĚ2# BĚ2# BĚ0# BUSČHK# HIŤM# PŴT INČ M A30 A4 A8 VŠS	Н	0 0 0
^{IK} AŽ8 AŽ9 AŠ A9 A13 A15 A17 A19 REŠET CĽK BĚ7# BĚ3# BĚ3# BĚ1# AZÔM# H1T# DIČ# AP ^L VŠS A3 A7 A11 A12 A14 A16 A18 AZO NC SCVC BĚ6# BĚ4# BĚ2# BEØ# BUSČHK# HITM# PŴT INČ M A30 A4 A8 VŠS	ŋ	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
A30 A4 A8 VSS VSS VSS VSS VSS VSS VSS VSS VSS VS	۹L 	VSS Å3 Å7 Å11 Å12 Å14 Å16 Å18 Å20 NC SCYC BÉ6# BÉ4# BÉ2# BÉ0# BUSCHK# HITM# PWT INC
VSS NC A6 ATU VCC3 VCC3 VCC3 VCC3 VCC3 VCC2 VCC2 VCC2		A30 A4 A8 VSS VSS VSS VSS VSS VSS VSS VSS VSS VS
27 26 28 22 23 21 20 20 27 26 27 26 28 29 20 21 20 20 20 20 20 20 20 20 20 20 20 20 20	N	VŠS NČ Ă6 AĨ0 VĈC3 VČC3 VČC3 VČC3 VČC3 VČC2 VČC2 VČC2 VČC2 VČC2 VČC2 VČC2 FLUŠH# INČ VČC5 VČC5
		37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 2900

Figure 5. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Pinout—Pin Side View

int_{el}.

2.2. Pin Cross Reference

	Address								
Signal	Location								
A3	AL35	A9	AK30	A15	AK26	A21	AF34	A27	AG33
A4	AM34	A10	AN31	A16	AL25	A22	AH36	A28	AK36
A5	AK32	A11	AL31	A17	AK24	A23	AE33	A29	AK34
A6	AN33	A12	AL29	A18	AL23	A24	AG35	A30	AM36
A7	AL33	A13	AK28	A19	AK22	A25	AJ35	A31	AJ33
A8	AM32	A14	AL27	A20	AL21	A26	AH34		
				D	ata				
Signal	Location								
D0	K34	D13	B34	D26	D24	D39	D10	D52	E03
D1	G35	D14	C33	D27	C21	D40	D08	D53	G05
D2	J35	D15	A35	D28	D22	D41	A05	D54	E01
D3	G33	D16	B32	D29	C19	D42	E09	D55	G03
D4	F36	D17	C31	D30	D20	D43	B04	D56	H04
D5	F34	D18	A33	D31	C17	D44	D06	D57	J03
D6	E35	D19	D28	D32	C15	D45	C05	D58	J05
D7	E33	D20	B30	D33	D16	D46	E07	D59	K04
D8	D34	D21	C29	D34	C13	D47	C03	D60	L05
D9	C37	D22	A31	D35	D14	D48	D04	D61	L03
D10	C35	D23	D26	D36	C11	D49	E05	D62	M04
D11	B36	D24	C27	D37	D12	D50	D02	D63	N03
D12	D32	D25	C23	D38	C09	D51	F04		

Table 1. 320-Pin SPGA Pin Cross Reference by Pin Name



Control								
Signal	Location	Signa	al	Location	Signal	Location	Signa	I Location
A20M#	AK08	BRDY	C#	Y03	FLUSH#	AN07	PEN#	Z34
ADS#	AJ05	BRE	Q	AJ01	FRCMC#	Y35	PM0/BP0) Q03
ADSC#	AM02	BUSCH	IK#	AL07	HIT#	AK06	PM1/BP1	R04
AHOLD	V04	CACH	E#	U03	HITM#	AL05	PRDY	AC05
AP	AK02	CPUTY	′P**	Q35	HLDA	AJ03	PWT	AL03
APCHK#	AE05	D/C#	#	AK04	HOLD	AB04	R/S#	AC35
BE0#	AL09	D/P#	ŧ*	AE35	IERR#	P04	RESET	AK20
BE1#	AK10	DPC)	D36	IGNNE#	AA35	SCYC	AL17
BE2#	AL11	DP1		D30	INIT	AA33	SMI#	AB34
BE3#	AK12	DP2	2	C25	INTR/LINT0	AD34	SMIACT	# AG03
BE4#	AL13	DP3	3	D18	INV	U05	тск	M34
BE5#	AK14	DP4		C07	KEN#	W05	TDI	N35
BE6#	AL15	DP5		F06	LOCK#	AH04	TDO	N33
BE7#	AK16	DP6		F02	M/IO#	T04	TMS	P34
BOFF#	Z04	DP7	7	N05	NA#	Y05	TRST#	Q33
BP2	S03	EADS	S#	AM04	NMI/LINT1	AC33	W/R#	AM06
BP3	S05	EWB	≡#	W03	PCD	AG05	WB/WT#	AA05
BRDY#	X04	FERF	ERR# Q05 PCHK# AF04					
	APIC			Clock	Control	Dual P	rocessor I	Private Interface
Signal	gnal Location			Signal	Location	Się	gnal	Location
PICCLK	PICCLK H34		CLK		AK18	PB	GNT#	AD04
PICD0 J33		33		BF **	Y33	PBI	REQ#	AE03
[DPEN#]	[DPEN#]			BF1**	X34	PI	HIT#	AA03
PICD1 L3 [APICEN]		35	;	STPCLK#	V34	PH	ITM#	AC03

Table 1. 320-Pin SPGA Pin Cross Reference by Pin Name (Continued)

NOTES:

The shaded pin definitions on the Pentium[®] OverDrive[®] processor with MMX[™] technology are dual processing pins and are not supported by the Pentium OverDrive processor with MMX technology in Table 2.

• The D/P# signal in the 75, 90, 100, 120, 133, 150, and 166-MHz Pentium processor is always driven. Low indicates primary processor has the bus and high indicates the secondary processor is driving the bus. In the Pentium OverDrive processor with MMX technology this pin is defined internal no connect.

** These signals are internally set and are not connected to the Pentium OverDrive processor with MMX technology pins. The pins are defined as Internal No-Connects.

	Vcc												
A07	A19	B02		G37		N01		T34		Y01		AJ29	AN19
A09	A21	E15		J01	N37		U	D1	Y37	7	AE37	AN09	AN21
A11	A23	E21		J37	C	201	U	33	AA0)1	AG01	AN11	AN23
A13	A25	E27		L01	C	237	U	37	AA3	57	AG37	AN13	AN25
A15	A27	E37		L33	0	SO1	W	01	ACO)1	AJ11	AN15	AN27
A17	A29	G01		L37	5	637	W	37	AC3	57	AJ19	AN17	AN29
	-					V	ss						
A03	B20	E23		M3	6	V	02	AD02			AJ17	AM10	AM26
B06	B22	E29		P0	2	V36		A	AD36		AJ21	AM12	AM28
B08	B24	E31		P3	6 X		02	ŀ	\F02		AJ25	AM14	AM30
B10	B26	H02		R0	2	Х	36	ŀ	\F36		AJ27	AM16	AN37
B12	B28	H36		R36		Z02		A	AH02		AJ31	AM18	AL01
B14	E11	K02		Т0	T02 2		Z36		AJ07		AJ37	AM20	
B16	E13	K36		Т36		A	AB02		4J09		AL37	AM22	
B18	E19	M02		U35		5 AB36		AJ13		A	AM08	AM24	
NC/INC													V _{CC5}
A37	E25	S33		W33		С	01	ł	AJ23	/	AN35		AN01
E17	R34	S35		W3	85	A	J15	ŀ	AL19	/	AN05		AN03

Table 1. 320-Pin SPGA Pin Cross Reference by Pin Name (Continued)

NOTE:

The shaded V_{CC}/V_{SS}/NC pins are new pin definitions (additions) on the Pentium[®] OverDrive[®] processor with MMXTM technology with the exception of A03 and B02.

2.3. Quick Pin Reference

Table	2.	Quick	Pin	Reference
Table	<u> </u>	QUICK		Nerer ence

Symbol	Туре	Name and Function
A20M#	I	When the address bit 20 mask pin is asserted, Pentium® OverDrive® processor with MMX [™] technology emulates the address wraparound at 1 Mbyte which occurs on the 8086. When A20M# is asserted, the Pentium OverDrive processor with MMX technology masks physical address bit 20 (A20) before performing a lookup to the internal caches or driving a memory cycle on the bus. The effect of A20M# is undefined in protected mode. A20M# must be asserted only when the processor is in real mode.
A31-A3	I/O	As outputs, the address lines of the processor along with the byte enables define the physical area of memory or I/O accessed. The external system drives the inquire address to the processor on A31-A3.
ADS#	0	The address status indicates that a new valid bus cycle is currently being driven by the Pentium OverDrive processor with MMX technology.
ADSC#	0	ADSC# is functionally identical to ADS#.
AHOLD	I	In response to the assertion of address hold, Pentium OverDrive processor with MMX technology will stop driving the address lines (A31-A3), and AP in the next clock. The rest of the bus will remain active so data can be returned or driven for previously issued bus cycles.
AP	1/0	Address parity is driven by the Pentium OverDrive processor with MMX technology with even parity information on all the Pentium OverDrive processor with MMX technology generated cycles in the same clock that the address is driven. Even parity must be driven back to the Pentium OverDrive processor with MMX technology during inquire cycles on this pin in the same clock as EADS# to ensure that correct parity check status is indicated by the Pentium OverDrive processor with MMX technology
APCHK#	0	The address parity check status pin is asserted two clocks after EADS# is sampled active if the Pentium OverDrive processor with MMX technology has detected a parity error on the address bus during inquire cycles. APCHK# will remain active for one clock each time a parity error is detected (including during dual processing private snooping).
[APICEN] PICD1	I	The APIC is not supported by the Pentium OverDrive processor with MMX technology.
BE7#-BE5# BE4#-BE0#	0 I/O	The byte enable pins are used to determine which bytes must be written to external memory, or which bytes were requested by the CPU for the current cycle. The byte enables are driven in the same clock as the address lines (A31-3).
[BF] [BF1]	I	Bus Frequency determines the bus-to-core frequency ratio on the Pentium processor. These are Internal No Connects on the Pentium OverDrive processor with MMX technology which has a preset bus fraction of 5/2 for 166-MHz OverDrive Processor and 3/1 for 200-MHz OverDrive Processor core/bus ratio.

Symbol	Туре	Name and Function		
BOFF#	I	The backoff input is used to abort all outstanding bus cycles that have not yet completed. In response to BOFF#, the Pentium OverDrive processor with MMX technology will float all pins normally floated during bus hold in the next clock. The processor remains in bus hold until BOFF# is negated, at which time Pentium OverDrive processor with MMX technology restarts the aborted bus cycle(s) in their entirety.		
BP[3:2] PM/BP[1:0]	0	The breakpoint pins (BP3-0) correspond to the debug registers, DR3-DR0. These pins externally indicate a breakpoint match when the debug registers are programmed to test for breakpoint matches.		
		BP1 and BP0 are multiplexed with the performance monitoring pins (PM1 and PM0). The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of RESET configured for performance monitoring.		
BRDY#		The burst ready input indicates that the external system has presented valid data on the data pins in response to a read or that the external system has accepted the Pentium OverDrive processor with MMX technology data in response to a write request. This signal is sampled in the T2, T12 and T2P bus states.		
BRDYC#	1	This signal has the same functionality as BRDY#.		
BREQ	0	The bus request output indicates to the external system that Pentium OverDriv processor with MMX technology has internally generated a bus request. This signal is always driven whether or not the Pentium OverDrive processor with MMX technology is driving its bus.		
BUSCHK#	1	The bus check input allows the system to signal an unsuccessful completion of a bus cycle. If this pin is sampled active, Pentium OverDrive processor with MMX technology will latch the address and control signals in the machine check registers. If, in addition, the MCE bit in CR4 is set, the Pentium OverDrive processor with MMX technology will vector to the machine check exception.		
CACHE#	0	For Pentium OverDrive processor with MMX technology-initiated cycles the cache pin indicates internal cacheability of the cycle (if a read), and indicates a burst writeback cycle (if a write). If this pin is driven inactive during a read cyc Pentium OverDrive processor with MMX technology will not cache the returne data, regardless of the state of the KEN# pin. This pin is also used to determine the cycle length (number of transfers in the cycle).		
CLK	1	The clock input provides the fundamental timing for Pentium OverDrive processor with MMX technology. The clock frequency is the operating frequency of the Pentium OverDrive processor with MMX technology external bus and requires TTL levels. All external timing parameters except TDI, TDO, TMS, TRST#, and PICD0-1 are specified with respect to the rising edge of CLK.		
CPUTYP	I	CPUTYP is internally tied to ground and is a Internal No-Connect (INC) to the package pin on the Pentium OverDrive processor with MMX technology.		

Symbol	Туре	Name and Function		
D/C#	0	The data/code output is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. D/C# distinguishes between data and code or special cycles.		
D/P#	0	The Pentium OverDrive processor with MMX technology does not support dual processing.		
D63-D0	I/O	These are the 64 data lines for the processor. Lines D7-D0 define the least significant byte of the data bus; lines D63-D56 define the most significant byte of the data bus. When the CPU is driving the data lines, they are driven during the T2, T12, or T2P clocks for that cycle. During reads, the CPU samples the data bus when BRDY# is returned.		
DP7-DP0	I/O	These are the data parity pins for the processor. There is one for each byte of the data bus. They are driven by Pentium OverDrive processor with MMX technology with even parity information on writes in the same clock as write data. Even parity information must be driven back to the Pentium OverDrive processor with MMX technology on these pins in the same clock as the data to ensure that the correct parity check status is indicated by the Pentium OverDrive processor with MMX technology. DP7 applies to D63-D56, DP0 applies to D7-D0.		
[DPEN#] PICD0	I/O	The Pentium OverDrive processor with MMX technology does not support dual processing.		
EADS#	1	This signal indicates that a valid external address has been driven onto the Pentium OverDrive processor with MMX technology address pins to be used for an inquire cycle.		
EWBE#	I	The external write buffer empty input, when inactive (high), indicates that a write cycle is pending in the external system. When Pentium OverDrive processor with MMX technology generates a write, and EWBE# is sampled inactive, the Pentium OverDrive processor with MMX technology will hold off all subsequent writes to all E- or M-state lines in the data cache until all write cycles have completed, as indicated by EWBE# being active.		
FERR#	0	The floating-point error pin is driven active when an unmasked floating-point error occurs. FERR# is similar to the ERROR# pin on the Intel387 [™] math coprocessor. FERR# is included for compatibility with systems using DOS-type floating-point error reporting.		
FLUSH#	I	When asserted, the cache flush input forces the Pentium OverDrive processor with MMX technology to writeback all modified lines in the data cache and invalidate its internal caches. A Flush Acknowledge special cycle will be generated by the Pentium OverDrive processor with MMX technology indicating completion of the writeback and invalidation.		
		If FLUSH# is sampled low when RESET transitions from high to low, tristate test mode is entered.		
FRCMC#	I	The Pentium OverDrive processor with MMX technology does not support functional redundancy checking.		

Table 2. Quick Pin Reference (Continued	Table 2.	Quick Pin	Reference	(Continued
---	----------	------------------	-----------	------------

Table 2.	Quick Pin	Reference	(Continued)
----------	-----------	-----------	-------------

Symbol	Туре	Name and Function	
HIT#	0	The hit indication is driven to reflect the outcome of an inquire cycle. If an inquire cycle hits a valid line in either Pentium OverDrive processor with MMX technology data or instruction cache, this pin is asserted two clocks after EADS# is sampled asserted. If the inquire cycle misses the Pentium OverDrive processor with MMX technology cache, this pin is negated two clocks after EADS#. This pin changes its value only as a result of an inquire cycle and retains its value between the cycles.	
HITM#	0	The hit to a modified line output is driven to reflect the outcome of an inquire cycle. It is asserted after inquire cycles which resulted in a hit to a modified line in the data cache. It is used to inhibit another bus master from accessing the data until the line is completely written back.	
HLDA	0	The bus hold acknowledge pin goes active in response to a hold request drive to the processor on the HOLD pin. It indicates that Pentium OverDrive processor with MMX technology has floated most of the output pins and relinquished the bus to another local bus master. When leaving bus hold, HLD. will be driven inactive and Pentium OverDrive processor with MMX technology will resume driving the bus. If the Pentium OverDrive processor with MMX technology has a bus cycle pending, it will be driven in the same clock that HLDA is de-asserted.	
HOLD	I	In response to the bus hold request, Pentium OverDrive processor with MMX technology will float most of its output and input/output pins and assert HLDA after completing all outstanding bus cycles. The Pentium OverDrive processor with MMX technology will maintain its bus in this state until HOLD is de- asserted. HOLD is not recognized during LOCK cycles. The Pentium OverDrive processor with MMX technology will recognize HOLD during reset.	
IERR#	0	The internal error pin is used to indicate internal parity errors. If a parity error occurs on a read from an internal array, the Pentium OverDrive processor with MMX technology will assert the IERR# pin for one clock and then shutdown.	
IGNNE#	1	This is the ignore numeric error input. This pin has no effect when the NE bit in CR0 is set to 1. When the CR0.NE bit is 0, and the IGNNE# pin is asserted, the Pentium OverDrive processor with MMX technology will ignore any pending unmasked numeric exception and continue executing floating-point instructions for the entire duration that this pin is asserted. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction is one of FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium OverDrive processor with MMX technology will execute the instruction in spite of the pending exception. When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction exists (SW.ES = 1), and the floating-point instruction is one of FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium OverDrive processor with MMX technology will execute the instruction in spite of the pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction is one other than FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium OverDrive processor with MMX technology will execute the instruction is not asserted, a pending unmasked numeric exception exists (SW.ES = 1), and the floating-point instruction is one other than FINIT, FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the Pentium OverDrive processor with MMX technology will stop execution and wait for an external interrupt.	

Symbol	Туре	Name and Function		
INIT I		The Pentium OverDrive processor with MMX technology initialization input pin forces the Pentium OverDrive processor with MMX technology to begin execution in a known state. The processor state after INIT is the same as the state after RESET except that the internal caches, write buffers, and floating-point registers retain the values they had prior to INIT. INIT may NOT be used in lieu of RESET after power up.		
		If INIT is sampled high when RESET transitions from high to low, the Pentium OverDrive processor with MMX technology will perform built-in self test prior to the start of program execution.		
INTR/LINT0	I	An active maskable interrupt input indicates that an external interrupt has been generated. If the IF bit in the EFLAGS register is set, the Pentium OverDrive processor with MMX technology will generate two locked interrupt acknowledge bus cycles and vector to an interrupt handler after the current instruction execution is completed. INTR must remain active until the first interrupt acknowledge cycle is generated to assure that the interrupt is recognized.		
INV	I	The invalidation input determines the final cache line state (S or I) in case of a inquire cycle hit. It is sampled together with the address for the inquire cycle in the clock EADS# is sampled active.		
KEN#	1	The cache enable pin is used to determine whether the current cycle is cacheable or not and is consequently used to determine cycle length. When the Pentium OverDrive processor with MMX technology generates a cycle that car be cached (CACHE# asserted) and KEN# is active, the cycle will be transformed into a burst line fill cycle.		
LOCK#	0	The bus lock pin indicates that the current bus cycle is locked. Pentium OverDrive processor with MMX technology will not allow a bus hold when LOCK# is asserted (but AHOLD and BOFF# are allowed). LOCK# goes active in the first clock of the first locked bus cycle and goes inactive after the BRDY# is returned for the last locked bus cycle. LOCK# is guaranteed to be deasserted for at least one clock between back to back locked cycles.		
M/IO#	0	The memory/input-output is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. M/IO# distinguishes between memory and I/O cycles.		
NA#	1	An active next address input indicates that the external memory system is ready to accept a new bus cycle although all data transfers for the current cycle have not yet completed. The Pentium OverDrive processor with MMX technology will issue ADS# for a pending cycle two clocks after NA# is asserted. The Pentium OverDrive processor with MMX technology supports up to 2 outstanding bus cycles.		
NMI/LINT1	I	The non-maskable interrupt request signal indicates that an external non- maskable interrupt has been generated.		
PBGNT#	I/O	The Pentium OverDrive processor with MMX technology does not support dual processing.		

Table 2. Quick Pin Reference (Continued)

Table 2. Quick Pin Reference

Symbol	Туре	Name and Function		
PCD	0	The page cache disable pin reflects the state of the PCD bit in CR3, the Page Directory Entry, or the Page Table Entry. The purpose of PCD is to provide an external cacheability indication on a page by page basis.		
PCHK#	0	The parity check output indicates the result of a parity check on a data read. It driven with parity status two clocks after BRDY# is returned. PCHK# remains low one clock for each clock in which a parity error was detected. Parity is checked only for the bytes on which valid data is returned.		
PEN#	1	The parity enable input (along with CR4.MCE) determines whether a machine check exception will be taken as a result of a data parity error on a read cycle this pin is sampled active in the clock a data parity error is detected, the Pentium OverDrive processor with MMX technology will latch the address and control signals of the cycle with the parity error in the machine check registers If, in addition, the machine check enable bit in CR4 is set to "1", the Pentium OverDrive processor with MMX technology will vector to the machine check exception before the beginning of the next instruction.		
PHIT#	I/O	The Pentium OverDrive processor with MMX technology does not support dual processing.		
PHITM#	I/O	The Pentium OverDrive processor with MMX technology does not support dua processing.		
PICCLK	1	The Pentium OverDrive processor with MMX technology does not support dua processing.		
PICD0-1 [DPEN#] [APICEN]	I/O	The Pentium OverDrive processor with MMX technology does not support dua processing.		
PBREQ#	I/O	The Pentium OverDrive processor with MMX technology does not support dual processing.		
PM/BP[1:0]	0	These pins function as part of the performance monitoring feature.		
		The breakpoint 1-0 pins are multiplexed with the performance monitoring 1-0 pins. The PB1 and PB0 bits in the Debug Mode Control Register determine if the pins are configured as breakpoint or performance monitoring pins. The pins come out of RESET configured for performance monitoring.		
PRDY	0	The probe ready output pin indicates that the processor has stopped normal execution in response to the R/S# pin going active, or Probe Mode being entered.		
PWT	0	The page write through pin reflects the state of the PWT bit in CR3, the Page Directory Entry, or the Page Table Entry. The PWT pin is used to provide an external writeback indication on a page by page basis.		
R/S#	1	The run / stop input is an asynchronous, edge sensitive interrupt used to stop the normal execution of the processor and place it into an idle state. A high to low transition on the R/S# pin will interrupt the processor and cause it to stop execution at the next instruction boundary.		

Table 2	Quick Pin	Reference
		IVELEI EURE

Symbol	Туре	Name and Function		
RESET	1	RESET forces the Pentium OverDrive processor with MMX technology to begin execution at a known state. All Pentium OverDrive processor internal caches will be invalidated upon the RESET. Modified lines in the data cache are not written back. FLUSH#, and INIT are sampled when RESET transitions from high to low to determine if tristate test mode mode will be entered, or if BIST will be run.		
SCYC	0	The split cycle output is asserted during misaligned LOCKed transfers to indicate that more than two cycles will be locked together. This signal is defined for locked cycles only. It is undefined for cycles which are not locked.		
SMI#	I	The system management interrupt causes a system management interrupt request to be latched internally. When the latched SMI# is recognized on an instruction boundary, the processor enters System Management Mode.		
SMIACT#	0	An active system management interrupt active output indicates that the processor is operating in System Management Mode (SMM).		
STPCLK#	1	Assertion of the stop clock input signifies a request to stop the internal clock the Pentium OverDrive processor with MMX technology thereby causing the core to consume less power. When the CPU recognizes STPCLK#, the processor will stop execution on the next instruction boundary, unless superseded by a higher priority interrupt, and generate a stop grant acknowledge cycle. When STPCLK# is asserted, the Pentium OverDrive processor with MMX technology will still respond to external snoop requests.		
тск	I	The testability clock input provides the clocking function for Pentium OverDriv processor with MMX technology boundary scan in accordance with the IEEE Boundary Scan interface (Standard 1149.1). It is used to clock state informatio and data into and out of the Pentium OverDrive processor with MMX technolog during boundary scan.		
TDI	1	The test data input is a serial input for the test logic. TAP instructions and data are shifted into the Pentium OverDrive processor with MMX technology on the TDI pin on the rising edge of TCK when the TAP controller is in an appropriate state.		
TDO	0	The test data output is a serial output of the test logic. TAP instructions and data are shifted out of Pentium OverDrive processor with MMX technology on the TDO pin on TCK's falling edge when the TAP controller is in an appropriate state.		
TMS	I	The value of the test mode select input signal sampled at the rising edge of TCK controls the sequence of TAP controller state changes.		
TRST#	I	When asserted, the test reset input allows the TAP controller to be asynchronously initialized.		
V _{CC2}	I	These 28 power inputs are defined separately so they may be used in a split voltage plane motherboard design. These pins must be supplied with 3.3V for the Pentium OverDrive processor with MMX technology to function.		

Symbol	Туре	Name and Function		
V _{CC3}	I	These 32 power inputs must be connected to 3.3V in either single or split voltage systems.		
V _{CC5}	I	he Pentium OverDrive processor with MMX technology has two 5V power puts.		
V _{SS}	I	The Pentium OverDrive processor with MMX technology has 68 ground input		
W/R#	0	Write/read is one of the primary bus cycle definition pins. It is driven valid in the same clock as the ADS# signal is asserted. W/R# distinguishes between write and read cycles.		
WB/WT#	1	The writeback/writethrough input allows a data cache line to be defined as writeback or writethrough on a line by line basis. As a result, it determines whether a cache line is initially in the S or E state in the data cache.		

Table 2. Quick Pin Reference (Continued)

NOTE:

Highlighted items in Table 2 are signals not supported on the Pentium[®] OverDrive[®] processor with MMX[™] technology.

2.4. Pin Descriptions

2.4.1. INPUT PINS

		Table 3. Input Pins		
Name	Active Level	Synchronous/ Asynchronous	Internal Resistor	Qualified
A20M#	Low	Asynchronous		
AHOLD	High	Synchronous		
BF	N/A	Synchronous/RESET	Pulldown	
BF1	N/A	Synchronous/RESET	Pullup	
BOFF#	Low	Synchronous		
BRDY#	Low	Synchronous		Bus State T2,T12,T2P
BRDYC#	Low	Synchronous	Pullup	Bus State T2,T12,T2P
BUSCHK#	Low	Synchronous	Pullup	BRDY#
CLK	n/a			
CPUTYP	N/A	Synchronous/RESET	Pulldown	
EADS#	Low	Synchronous		
EWBE#	Low	Synchronous		BRDY#
FLUSH#	Low	Asynchronous		
FRCMC#	N/A	Asynchronous	Pullup	
HOLD	High	Synchronous		
IGNNE#	Low	Asynchronous		
INIT	High	Asynchronous		
INTR	High	Asynchronous		
INV	High	Synchronous		EADS#
KEN#	Low	Synchronous		First BRDY#/NA#
NA#	Low	Synchronous		Bus State T2,TD,T2P
NMI	High	Asynchronous		
PICCLK	N/A	Asynchronous	Pullup	
PEN#	Low	Synchronous		BRDY#
R/S#	n/a	Asynchronous	Pullup	

Name	Active Level	Synchronous/ Asynchronous	Internal Resistor	Qualified
RESET	High	Asynchronous		
SMI#	Low	Asynchronous	Pullup	
STPCLK#	Low	Asynchronous	Pullup	
ТСК	n/a		Pullup	
TDI	n/a	Synchronous/TCK	Pullup	тск
TMS	n/a	Synchronous/TCK	Pullup	тск
TRST#	Low	Asynchronous	Pullup	
WB/WT#	n/a	Synchronous		First BRDY#/NA#

Table 3. Input Pins (Continued)

NOTE:

Highlighted signals are original Pentium[®] processor 75/90/100/120/133/150/166 MHz signals and are not supported by the Pentium OverDrive[®] processor with MMX[™] technology.



2.4.2. OUTPUT PINS

Table 4. Output Pins					
Name	Active Level	When Floated			
ADS#	Low	Bus Hold, BOFF#			
ADSC#	Low	Bus Hold, BOFF#			
APCHK#	Low				
BE7#-BE5#	Low	Bus Hold, BOFF#			
BREQ	High				
CACHE#	Low	Bus Hold, BOFF#			
D/P#	n/a				
FERR#	Low				
HIT#	Low				
HITM#	Low				
HLDA	High				
IERR#	Low				
LOCK#	Low	Bus Hold, BOFF#			
M/IO# , D/C# , W/R#	n/a	Bus Hold, BOFF#			
PCHK#	Low				
BP3-2, PM1/BP1, PM0/BP0	High				
PRDY	High				
PWT, PCD	High	Bus Hold, BOFF#			
SCYC	High	Bus Hold, BOFF#			
SMIACT#	Low				
TDO	n/a	All states except Shift-DR and Shift-IR			

NOTES:

All output pins are floated during tristate test mode (except TDO).

Signals are original Pentium[®] processor signals and are not used by the Pentium OverDrive[®] processor with MMX[™] technology.

intel

2.4.3. INPUT/OUTPUT PINS

Name	Active Level	When Floated	Qualified (When an Input)	Internal Resistor
A31-A3	n/a	Address hold, Bus Hold, BOFF#	EADS#	
AP	n/a	Address hold, Bus Hold, BOFF#	EADS#	
BE4#-BE0#	Low	Bus Hold, BOFF#	RESET	Pulldown
D63-D0	n/a	Bus Hold, BOFF#	BRDY#	
DP7-DP0	n/a	Bus Hold, BOFF#	BRDY#	
PICD0[DPEN#]				Pullup
PICD1[APICEN]				Pulldown

Table 5. Input/Output Pins

NOTES:

All input/output pins are floated during tristate test.

Signals are original Pentium[®] processor signals and are not used by the Pentium OverDrive[®] processor with MMX[™] technology.

Table 6. Interprocessor I/O Pins

Name	Active Level	Internal Resistor	
PHIT#	# n/a Pullup		
PHITM#	n/a	Pullup	
PBGNT#	n/a	Pullup	
PBREQ#	n/a	Pullup	

NOTE:

Signals are original Pentium[®] processor signals and are not used by the Pentium OverDrive[®] processor with MMX[™] technology.

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

2.4.4. PIN GROUPING ACCORDING TO FUNCTION

Table 7 organizes the pins with respect to their function.

Table 7. Pin Functional Grouping				
Function	Pins			
Clock	CLK			
Initialization	RESET, INIT			
Address Bus	A31-A3, BE7# - BE0#			
Address Mask	A20M#			
Data Bus	D63-D0			
Address Parity	AP, APCHK#			
Data Parity	DP7-DP0, PCHK#, PEN#			
Internal Parity Error	IERR#			
System Error	BUSCHK#			
Bus Cycle Definition	M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK#			
Bus Control	ADS#, ADSC#, BRDY#, BRDYC#, NA#			
Page Cacheability	PCD, PWT			
Cache Control	KEN#, WB/WT#			
Cache Snooping/Consistency	AHOLD, EADS#, HIT#, HITM#, INV			
Cache Flush	FLUSH#			
Write Ordering	EWBE#			
Bus Arbitration	BOFF#, BREQ, HOLD, HLDA			
Interrupts	INTR, NMI			
Floating-Point Error Reporting	FERR#, IGNNE#			
System Management Mode	SMI#, SMIACT#			
TAP Port	TCK, TMS, TDI, TDO, TRST#			
Breakpoint/Performance Monitoring	PM0/BP0, PM1/BP1, BP3-2			
Clock Control	STPCLK#			

R/S#, PRDY

Probe Mode

Function	Pins
APIC Support	PICCLK, PICD0-1
Dual Processing Private Bus Control	PBGNT#, PBREQ#, PHIT#, PHITM#
Functional Redundancy Checking	FRCMC#
Miscellaneous Dual Processing	CPUTYP, D/P#
Execution Tracing	BT3-BT0, IU, IV, IBT

Table 8. Pin Functional Groupings Not Supported by Pentium[®] OverDrive[®] Processor with MMX[™] Technology

3.0. COMPONENT OPERATION

3.1. Core to Bus Ratio for Higher Speed

The Pentium OverDrive processor with MMX technology incorporates an internal Phase Lock Loop (PLL) and clock multiplier to generate the higher internal speeds. This allows the internal processor core to operate synchronously and at higher frequencies than the external bus.

On the 200/180-MHz Pentium OverDrive processor with MMX technology, the bus fraction configuration will be preset to 3/1 internally and 166-MHz to 5/2. See Table 9 for details.

Internal Speed	Bus Speed	Replaces (Core/Bus)
150-MHz	50-MHz	75/50-MHz
180-MHz	60-MHz	90/60-MHz
		120/60-MHz
		150/60-MHz
166-MHz	66-MHz	100/66-MHz
		133/66-MHz
200-MHz	66-MHz	100/66-MHz
		133/66-MHz
		166/66-MHz

3.2. Hardware Interface Differences

The Pentium OverDrive processor with MMX technology is pin-for-pin compatible with the respective original Pentium processors, except for the additional pins defined by Socket 5 and 7 for the Pentium OverDrive processor with MMX technology. Some minor differences are discussed in this section and are referenced in tables in previous section. These differences represent features that are not required for an end-user CPU upgrade.

3.2.1. CPUTYP SIGNAL

The Pentium OverDrive processor with MMX technology CPUTYP signal is internally tied to ground and the signal pin on the package is an internal no-connect (INC). The original Pentium processor must be removed for the Pentium OverDrive processor with MMX technology to function properly.

3.3. Processor Initialization

3.3.1. POWER UP SPECIFICATION

The Pentium OverDrive processor with MMX technology will boot like the respective original Pentium processors. If the Pentium OverDrive processor with MMX technology is installed in a second socket of dual socket system the primary CPU must be removed or the system will not boot properly.

3.3.2. TEST AND CONFIGURATION FEATURES (BIST, FRC, TRISTATE TEST MODE)

The Pentium OverDrive processor with MMX technology will execute the Built In Self Test (BIST) and Tristate Test Mode same as the respective original Pentium processor. Functional Redundancy Checking is not supported.

3.3.3. INITIALIZATION WITH RESET, INIT AND BIST

The Pentium OverDrive processor with MMX technology handling of RESET, INIT, and the Built In Self Test (BIST) is the same as the original Pentium processors. The register states after RESET, INIT, and BIST are same as the original Pentium processors. For further information refer to Section 8 in this datasheet.

3.4. Instruction Differences

The Pentium OverDrive processor with MMX technology is 100% compatible with the Pentium processor (75-200). Two additions have been made. The 57 instructions that comprise the MMX Technology Instruction set and the RDPMC (Read Performance Monitoring Counter) instruction. These new instructions are an added feature and will not impact the use of the upgraded system in anyway unless specifically used.

3.4.1. MMX[™] TECHNOLOGY EXTENSIONS TO THE INTEL ARCHITECTURE

Intel's MMX technology is an extension to the Intel architecture which provides for additional performance for multimedia and communications applications. Intel processors that include this technology are still 100% compatible with all "scalar" Intel processors. This means that all existing software that runs on existing Intel processors will continue to run (without modification) on an Intel processor that incorporates MMX technology.

Intel's MMX technology uses a SIMD (Single Instruction, Multiple Data) tecnique to speedup multimedia and communications software by processing multiple data elements in parallel. The MMX instruction set all 57 new opcodes and a new 64-bit quadword type. The new 64-bit data type holds packed integer values. These packed integer values can be 8 bytes, 4 words, or 2 double-words.

The Pentium OverDrive processor with MMX technology includes the MMX instruction set as defined by the Intel Architecture MMX^{TM} Technology Programmers Reference Manual (Order #243007) and the Intel Architecture MMX^{TM} Technology Developer's Manual (Order #243006). Software can determine that the system has been upgraded to a Intel Architecture processor that supports MMX technology via the CPUID instruction.

3.4.2. RDPMC (READ PERFORMANCE MONITORING COUNTER)

RDPMC will enable the user to only READ the performance monitoring counters.

3.5. CPUID

The CPUID instruction allows software to determine the type and features of the microprocessor. When executing the CPUID instruction the Pentium OverDrive processor with MMX technology behaves like the original Pentium processors:

- If the value in EAX is '0' then the 12-byte ASCII string "GenuineIntel" (little endian) is returned in EBX, EDX, and ECX. Also, a '1' is returned in EAX.
- If the value in EAX is '1' then the processor version is returned in EAX and the processor capabilities are returned in EDX. The values of EAX and EDX for the Pentium[®] OverDrive[®] processor with MMX[™] technology are given below.
- If the value in EAX is neither '0' nor '1', Pentium OverDrive processor with MMX technology writes '0' to all registers or is undefined.

The stepping field has the same format as the original Pentium processor and will be the same for the Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology will have a unique CPUID from the original Pentium processor and the Pentium processor with MMX technology (154xH Vs. 052xH and 054xH). The type field is defined in Table 11.

CPU	3114	1312	118	74	30
Field Definition	(reserved)	type	family	model	stepping
Pentium [®] processor (75, 90, 100)	(reserved)	Table 11	5H	2H	varies
Pentium processor with MMX™ technology (166, 200, 233-MHz)	(reserved)	Table 11	5H	4H	varies
Pentium OverDrive® processor with MMX technology	(reserved)	Table 11	5H	4H	varies

Table 10. EAX Bit Values Definition for CPUID

Table 11. EAX Bit Values Definition for Processor Type

Bit 13	Bit 12	Processor Type
0	0	Primary Pentium® processor
0	0	Primary Pentium processor with MMX [™] technology
0	1	Pentium OverDrive® processor with MMX technology
1	0	Dual Pentium processor *
1	1	Reserved

NOTE:

* The Pentium[®] OverDrive[®] processor with MMX[™] technology does not support Dual Processing mode.




Figure 6. Pentium[®] OverDrive[®] Processor with MMX[™] Technology with Fan/Heatsink

3.6. On-Package Fan/Heatsink

The on-package fan/heatsink included with the Pentium OverDrive processor with MMX technology requires different stress ratings than the original Pentium processor. The fan is a detachable unit, and the storage temperature is stated separately in Table 12. Operation of the Pentium OverDrive processor with MMX technology is defined at $T_A = 10^{\circ}$ C to 45° C. The fan/heatsink is shown in Figure 6.

3.7. On-Package Voltage Regulator

The Pentium OverDrive processor with MMX technology has an on-package voltage regulator to supply 2.8 volts to the processor core. This allows the Pentium OverDrive processor with MMX technology to function in a 3.3 volt only system.

3.8. Cache Support

The Pentium OverDrive processor with MMX technology has an enhanced internal cache (2x16KB Total, 4 way set-associative Code and Data caches, each with improved TLBs) and will support the L2 caches supported by the Pentium processor (75-200). The Pentium OverDrive processor with MMX technology supports the Intel 82430 chipsets. Chipsets with 5V signal levels, 82497/82492 cache controller, and the 82498/82493 cache controller are not supported by the Pentium OverDrive processor with MMX technology.

3.9. Code Prefetch Queue and Branch Target Buffers

Code should not be written to rely on the specific code prefetch queue or branch target buffer mechanism of a particular processor. With each new generation and family of processors, these mechanisms are subject to change.

3.10. I/O Buffers

The Pentium OverDrive processor with MMX technology buffer models comply with the specifications for the buffer model for the respective original Pentium processor. The circuit topology is the same and the ranges of values in the Pentium OverDrive processor with MMX technology model are within the original Pentium processor ranges. The buffer models used by the Pentium OverDrive processor with MMX technology accurately model flight time and signal quality.

3.11. Test Register Access

The Pentium OverDrive processor with MMX technology have test registers which allow testing of different areas of the processor. These test registers are called Model Specific Registers (MSR). These MSR's are accessed using the RDMSR and WRMSR instructions.

4.0. BIOS AND SOFTWARE

The Pentium OverDrive processor with MMX technology is a drop-in replacement for the respective original Pentium processor. BIOS changes are not normally necessary but might be required. Please call Intel Technical Support hotline if assistance is required. Pentium OverDrive processor with MMX technology is 100% backward software compatible with their respective original Pentium processors.

5.0. ELECTRICAL SPECIFICATIONS

This section describes the electrical differences between the Pentium processor (75-200) and the Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology requires 3.3 volts to power the processor. The voltage to the socket is 3.3 volt and is converted by an on-package voltage regulator to the proper voltage for the processor's internal core voltage plane. The internal 3.3 volt I/O plane is powered from the socket to the processor. The Pentium OverDrive processor with MMX technology looks like a 3.3 volt device externally.

5.1. Power and Ground

For clean on-chip power distribution, the Pentium OverDrive processor with MMX technology in an SPGA package has 60 V_{CC} (power) and 68 V_{SS} (ground) inputs. The 28 V_{CC2} pins are connected internally to a power plane that provides power to the on-package voltage regulator for the core supply. The 32 V_{CC3} pins are connected internally to a separate power plane that provides power to the I/O buffers. Power and ground connections must be made to all external V_{CC} and V_{SS} pins of the Pentium OverDrive processor with MMX technology. On the circuit board all V_{CC} pins must be connected to a 3.3V V_{CC} plane. All V_{SS} pins must be connected to a V_{SS} plane.

The Pentium OverDrive processor with MMX technology pinout contains two 5V V_{CC} pins (V_{CC5}) used to provide power to the fan/heatsink. These

pins should be connected to +5 volts $\pm5\%$ regardless of the system design.

5.2. Decoupling Recommendations

Decoupling recommendation for the original Pentium processor apply to the Pentium OverDrive processor with MMX technology upgradable systems and capacitors should be placed near the Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology can cause transient power surges, particularly when driving large capacitive loads. The Pentium OverDrive processor with MMX technology are shipped with adequate decoupling capacitors on the package to limit transients in excess of Pentium processors tolerance. It is recommended to follow the original Pentium processor specification for decoupling recommendations.

5.3. Other Connection Recommendations

For reliable operation, always connect unused inputs to an appropriate signal level. Unused active low inputs should be connected to V_{CC} . Unused active high inputs should be connected to ground. All NC pins must remain unconnected.

5.4. Absolute Maximum Ratings

The tables in this section provide environmental stress ratings for the Pentium OverDrive processor with MMX technology. Functional operation at the absolute maximum and minimum is not implied or guaranteed. Extended exposure to maximum ratings mav affect device reliability. Furthermore. precautions should be taken to avoid high static voltages and electric fields to prevent static electric discharge. Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. The tables contain stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.



Symbol	Parameter	Min	Max	Unit	Notes
	Storage Temperature	-40	+125	° C	
	Case Temperature Under Bias	-40	+110	° C	
V _{CC3}	3.3 V Supply Voltage with respect to $V_{\mbox{\scriptsize SS}}$	-0.5	+4.6	V	
V _{CC5}	5 V Supply Voltage with respect to $V_{\mbox{\scriptsize SS}}$	-0.5	6.5	V	
VIN	3.3 V Only Buffer DC Input Voltage	-0.5	V _{CC3} +0.5V not to exceed 4.6V MAX	V	(2)
V _{INSB}	5.0V Safe Buffer DC Input Voltage	-0.5	+6.5	V	(1) (3)

Table 12. Absolute Maximum Ratings without Fan/Heatsink

NOTES:

1. Applies to the CLK and PICCLK.

2. Applies to all Pentium[®] OverDrive[®] processor with MMX[™] technology inputs except CLK and PICCLK.

3. See overshoot/undershoot transient specification in the Pentium® Family User's Manual, Volume 1.

Table 13. Absolute Maximum Ratings for Fan/Heatsink Only

	Parameter	Min	Max	Unit	Notes
Fan:					
	Storage Temperature	-40	70	°C	
	Case Temperature Under Bias	-5	60	°C	
V _{CC5}	5V Fan Supply Voltage with Respect to $V_{\mbox{\scriptsize SS}}$	-0.5	6.5	V	

5.5. D.C. Specifications

The Pentium OverDrive processor with MMX technology will have compatible D.C. specifications to the original Pentium processor, except for I_{CC} (Power Supply Current) and I_{CC5} (Fan/Heatsink Current). The Pentium OverDrive processor with

MMX technology voltage specification are V_{CC3} = 3.135V to 3.6V and V_{CC5} = 5V $\pm 5\%.$

Table 14 lists the D.C. specifications which apply to the Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology requires a 3.3V power supply and 3.3V input signals with the exception of CLK and signals which are 5V tolerant.

V _{CC} = 3.135V to 3.6V (See Notes ^{6, 7}), T _A = 10 to 45°C							
Symbol	Parameter	Min	Max	Unit	Notes		
VIL	Input Low Voltage	-0.3	0.8	V	TTL Level (3)		
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.3	V	TTL Level (3)		
V _{OL}	Output Low Voltage		0.4	V	TTL Level (1) (3)		
V _{OH}	Output High Voltage	2.4		V	TTL Level (2) (3)		
V _{IL5}	Input Low Voltage	-0.3	0.8	V	TTL Level (8)		
V _{IH5}	Input High Voltage	2.0	5.55	V	TTL Level (8)		
ICC5	Fan/Heatsink Current		200	mA			
ICC3	Power Supply Current		4330	mA	@50/125 MHz (4)(5)		
			4330	mA	@60/150 MHz (4)(5)		
			4330	mA	@60/180 MHz (4)(5)		
			4330	mA	@66/166 MHz (4)(5)		
			5000	mA	@66/200 MHz (4)(5)		
I _{CC5}	Fan/Heatsink Current		200	mA			
I _{CCSB}	Standby	450	770	mA			

Table 14. 3.3V D.C. Specifications

NOTES:

- 1. Parameter measured at 4 mA.
- 2. Parameter measured at 3 mA.
- 3. 3.3 volt TTL levels apply to all signals except CLK and PICCLK.
- 4. For worst case conditions: V_{CC3} +5% and T_{CASE} = 10°C.
- 5. Power supply transient response and decoupling capacitors must be sufficient to handle the current transients required when transitioning from standby to full power mode.
- 6. Refer to Chapter 23 in the Pentium® Family User's Manual, Volume 1, for a listing of the remaining D.C. Specifications.
- 7. The worst case ambient temperature is $T_A = 45^{\circ}$ C.
- 8. Applies to 5V safe inputs: CLK and PICCLK.



5.6. A.C. Specifications

5.6.1. A. C. TABLES FOR A 50-MHZ BUS

The AC specifications of the 180/150-Pentium OverDrive processor with MMX technology consist of setup times, hold times, and valid delays at 0pF.

The A.C. specifications given in Table 15 consist of output delays, input setup requirements and input

hold requirements for a 50-MHz external bus. All A.C. specifications (with the exception of those for the TAP signals) are relative to the rising edge of the CLK input.

All timings are referenced to 1.5 volts for both "0" and "1" logic levels unless otherwise specified. Within the sampling window, a synchronous input must be stable for correct 150-MHz Pentium OverDrive processor with MMX technology running 125-MHz operation.

3.135 < V _{CC} < 3.6V, TA = 10 to 45°C, C _L = 0 pF						
Symbol	Parameter	Min	Max	Unit	Figure	Notes
	Frequency	25.0	50.0	MHz		Max core Freq = 125 MHz @ 2/5
t _{1a}	CLK Period	20.0	40.0	nS	7	
t _{1b}	CLK Period Stability		±250	pS	7	Adjacent Clocks, (1), (25)
t ₂	CLK High Time	4.0		nS	7	@2V, (1)
t ₃	CLK Low Time	4.0		nS	7	@0.8V, (1)
t ₄	CLK Fall Time	0.15	1.5	nS	7	(2.0V-0.8V), (1)
t ₅	CLK Rise Time	0.15	1.5	nS	7	(0.8V-2.0V), (1)
t _{6a}	ADS#, ADSC#, PWT, PCD, BE0-7#, M/IO#, D/C#, CACHE#, SCYC, W/R# Valid Delay	1.0	7.0	nS	8	
t _{6b}	AP Valid Delay	1.0	8.5	nS	8	
t _{6c}	A3-A31, LOCK# Valid Delay	1.1	7.0	nS	8	
t7	ADS#, ADSC#, AP, A3-A31, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Float Delay		10.0	nS	8	(1)
t ₈	PCHK#, APCHK#, IERR#, FERR# Valid Delay	1.0	8.3	nS	8	(4)
t9	BREQ, HLDA, SMIACT# Valid Delay	1.0	8.0	nS	8	(4)
t _{10a}	HIT# Valid Delay	1.0	8.0	nS	8	
t _{10b}	HITM# Valid Delay	1.1	6.0	nS	8	
t _{11a}	PM0-1, BP0-3 Valid Delay	1.0	10.0	nS	8	

Table 15. 50-MHz Bus A.C. Specifications

	$3.135 < V_{CC} < 3.6V$, $T_A = 10$ to 45° C, $C_L = 0$ pF						
Symbol	Parameter	Min	Max	Unit	Figure	Notes	
t _{11b}	PRDY Valid Delay	1.0	8.0	nS	8		
t ₁₂	D0-D63, DP0-7 Write Data Valid Delay	1.3	8.5	nS	8		
t ₁₃	D0-D63, DP0-3 Write Data Float Delay		10.0	nS	9	(1)	
t ₁₄	A5-A31 Setup Time	6.5		nS	10		
t ₁₅	A5-A31 Hold Time	1.0		nS	10		
t _{16a}	INV, AP Setup Time	5.0		nS	10		
t _{16b}	EADS# Setup Time	6.0		nS	10		
t ₁₇	EADS#, INV, AP Hold Time	1.0		nS	10		
t _{18a}	KEN# Setup Time	5.0		nS	10		
t _{18b}	NA#, WB/WT# Setup Time	4.5		nS	10		
t ₁₉	KEN#, WB/WT#, NA# Hold Time	1.0		nS	10		
t ₂₀	BRDY#, BRDYC# Setup Time	5.0		nS	10		
t ₂₁	BRDY#, BRDYC# Hold Time	1.0		nS	10		
t ₂₂	BOFF# Setup Time	5.5		nS	10		
t _{22a}	AHOLD Setup Time	6.0		nS	10		
t ₂₃	AHOLD, BOFF# Hold Time	1.0		nS	10		
t ₂₄	BUSCHK#, EWBE#, HOLD, PEN# Setup Time	5.0		nS	10		
t _{25a}	BUSCHK#, EWBE#, PEN# Hold Time	1.0		nS	10		
t _{25b}	HOLD Hold Time	1.5		nS	10		
t ₂₆	A20M#, INTR, STPCLK# Setup Time	5.0		nS	10	(11), (15)	
t ₂₇	A20M#, INTR, STPCLK# Hold Time	1.0		nS	10	(12)	
t ₂₈	INIT, FLUSH#, NMI, SMI#, IGNNE# Setup Time	5.0		nS	10	(11), (15), (16)	
t ₂₉	INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time	1.0		nS	10	(12)	
t ₃₀	INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async	2.0		CLKs		(14), (16)	
t ₃₁	R/S# Setup Time	5.0		nS	11	(11), (15), (16)	
t ₃₂	R/S# Hold Time	1.0		nS	10	(12)	

Table 15. 50-MHz Bus A.C. Specifications (Continued)

3.135 < V _{CC} < 3.6V, TA = 10 to 45°C, C _L = 0 pF							
Symbol	Parameter	Min	Max	Unit	Figure	Notes	
t33	R/S# Pulse Width, Async.	2.0		CLKs		(14), (16)	
t ₃₄	D0-D63, DP0-7 Read Data Setup Time	3.8		nS	10		
t ₃₅	D0-D63, DP0-7 Read Data Hold Time	2.0		nS	10		
t ₃₆	RESET Setup Time	5.0		nS	11	(11), (15)	
t ₃₇	RESET Hold Time	1.0		nS	11	(12)	
t ₃₈	RESET Pulse Width, V_{CC} & CLK Stable	15.0		CLKs	11	(16)	
t39	RESET Active After V_{CC} & CLK Stable	1.0		mS	11	Power up	
t ₄₀	Reset Configuration Signals (INIT, FLUSH#) Setup Time	5.0		nS	11	(11), (15), (16)	
t ₄₁	Reset Configuration Signals (INIT, FLUSH#) Hold Time	1.0		nS	11	(12)	
t _{42a}	Reset Configuration Signals (INIT, FLUSH#) Setup Time, Async.	2.0		CLKs	11	To RESET falling edge (15)	
t _{42b}	Reset Configuration Signals (INIT, FLUSH#, BRDYC#, BUSCHK#) Hold Time, Async.	2.0		CLKs	11	To RESET falling edge (20)	
t _{42c}	Reset Configuration Signals (BRDYC#, BUSCHK#) Setup Time, Async.	3.0		CLKs	11	To RESET falling edge (20)	
t _{42d}	Reset Configuration Signals (BRDYC#) Hold Time, RESET Driven Synchronously.	1.0		nS		To RESET falling edge (1), (27)	
t44	TCK Frequency	—	16.0	MHz			
t45	TCK Period	62.5		nS	7		
t46	TCK High Time	25.0		nS	7	@2V, (1)	
t47	TCK Low Time	25.0		nS	7	@0.8V, (1)	
t ₄₈	TCK Fall Time		5.0	nS	7	(2.0V-0.8V), (1), (8), (9)	
t49	TCK Rise Time		5.0	nS	7	(0.8V-2.0V), (1), (8), (9)	
t50	TRST# Pulse Width	40.0		nS	13	(1), Asynchronous	
t ₅₁	TDI, TMS Setup Time	5.0		nS	12	(7)	
t ₅₂	TDI, TMS Hold Time	13.0		nS	12	(7)	
t53	TDO Valid Delay	3.0	20.0	nS	12	(8)	

Table 15. 50-MHz Bus A.C. Specifications

	$3.135 < V_{CC} < 3.6V$, TA = 10 to 45° C, C _L = 0 pF									
Symbol	Parameter	Figure	Notes							
t54	TDO Float Delay		25.0	nS	12	(1), (8)				
t ₅₅	All Non-Test Outputs Valid Delay	3.0	20.0	nS	12	(3), (8), (10)				
t ₅₆	All Non-Test Outputs Float Delay		25.0	nS	12	(1), (3), (8), (10)				
t ₅₇	All Non-Test Inputs Setup Time	5.0		nS	12	(3), (7), (10)				
t ₅₈	All Non-Test Inputs Hold Time	13.0		nS	12	(3), (7), (10)				

Table 15. 50-MHz Bus A.C. Specifications

NOTES:

Notes 2, 6, and 13 are general and apply to all standard TTL signals used with the Pentium[®] OverDrive processor with MMX[™] technology.

- 1. Not 100% tested. Guaranteed by design/characterization.
- 2. TTL input test waveforms are assumed to be 0 to 3 Volt transitions with 1Volt/nS rise and fall times.
- Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO, and TMS). These timings correspond to the response of these signals due to boundary scan operations.
- APCHK#, FERR#, HLDA, IERR#, LOCK#, and PCHK# are glitch free outputs. Glitch free signals monotonically transition without false transitions (i.e., glitches).
- 5. 0.8 V/ns <= CLK input rise/fall time <= 8 V/ns.
- 6. 0.3 V/ns <= Input rise/fall time <= 5 V/ns.
- 7. Referenced to TCK rising edge.
- 8. Referenced to TCK falling edge.
- 9. 1ns can be added to the max TCK rise and fall times for every 10 MHz of frequency below 33 MHz.
- 10. During probe mode operation, do not use the boundary scan timings (t_{55-58}).
- 11. Setup time is required to guarantee recognition on a specific clock. This is not applicable to the Pentium OverDrive processor with MMX technology.
- 12. Hold time is required to guarantee recognition on a specific clock.
- 13. All TTL timings are referenced from 1.5 V.
- 14. To guarantee proper asynchronous recognition, the signal must have been deasserted (inactive) for a minimum of 2 clocks before being returned active and must meet the minimum pulse width.
- This input may be driven asynchronously. However, when operating the Pentium[®] OverDrive[®] processor with MMX[™] technology, FLUSH# and RESET must be asserted synchronously.
- 16. When driven asynchronously, RESET, NMI, FLUSH#, R/S#, INIT, and SMI# must be deasserted (inactive) for a minimum of 2 clocks before being returned active.
- 17. The D/C#, M/IO#, W/R#, CACHE#, and A5-A31 signals are sampled only on the CLK that ADS# is active.
- 18. BF, BF1, and CPUTYP should be strapped to V_{CC} or V_{SS} .
- 19. These signals are measured on the rising edge of adjacent CLKs at 1.5V. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power spectrum peaking between 500KHz and 1/3 of the CLK operating frequency. The amount of jitter present must be accounted for as a component of CLK skew between devices.
- 20. BRDYC# and BUSCHK# are used as Reset configuration signals to select buffer size.
- 21. The value of this signal may have been changed, check the latest Pentium Processor Data Book for the updated values.

** Each valid delay is specified for a 0 pF load. The system designer should use I/O buffer modeling to account for signal flight time delays.

5.6.2. A. C. TABLES FOR A 60-MHZ BUS

The A.C. specifications given in Table 16 consist of output delays, input setup requirements and input hold requirements for a 60-MHz external bus. All A.C. specifications (with the exception of those for the TAP signals) are relative to the rising edge of the CLK input.

All timings are referenced to 1.5 volts for both "0" and "1" logic levels unless otherwise specified. Within the sampling window, a synchronous input must be stable for correct 180-MHz Pentium OverDrive processor with MMX technology operation.

	3.135 < V _{CC} < 3.6	/, T _A = '	10 to 45	°C, CL =	= 0 pF	
Symbol	Parameter	Min	Мах	Unit	Figure	Notes
	Frequency	30	60.0	MHz		Max core Freq = 150 MHz @ 2/5
t _{1a}	CLK Period	16.67	33.33	nS	7	
t _{1b}	CLK Period Stability		±250	pS	7	Adjacent Clocks, (1), (25)
t2	CLK High Time	4.0		nS	7	@2V, (1)
t3	CLK Low Time	4.0		nS	7	@0.8V, (1)
t4	CLK Fall Time	0.15	1.5	nS	7	(2.0V-0.8V), (1)
t5	CLK Rise Time	0.15	1.5	nS	7	(0.8V-2.0V), (1)
t _{6a}	ADS#, ADSC#, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC Valid Delay	1.0	7.0	nS	8	
t _{6b}	AP Valid Delay	1.0	8.5	nS	8	
t _{6c}	A3-A31, LOCK# Valid Delay	1.1	7.0	nS	8	
t7	ADS#, ADSC#, AP, A3-A31, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Float Delay		10.0	nS	9	(1)
t _{8a}	APCHK#, IERR#, FERR# Valid Delay	1.0	8.3	nS	8	(4)
t _{8b}	PCHK# Valid Delay	1.0	7.8	nS	8	(4)
t _{9a}	BREQ, HLDA Valid Delay	1.0	8.0	nS	8	(4)
t _{9b}	SMIACT# Valid Delay	1.0	7.6	nS	8	(4)
t _{10a}	HIT# Valid Delay	1.0	8.0	nS	8	
t _{10b}	HITM# Valid Delay	1.1	6.0	nS	8	
t _{11a}	PM0-1, BP0-3 Valid Delay	1.0	10.0	nS	8	
t _{11b}	PRDY Valid Delay	1.0	8.0	nS	8	
t ₁₂	D0-D63, DP0-7 Write Data Valid Delay	1.3	7.5	nS	8	

Table 16. 60-MHz Bus A.C. Specifications

$3.135 < V_{CC} < 3.6V$, $T_A = 10$ to 45° C, $C_L = 0$ pF								
Parameter	Min	Max	Unit	Figure	Notes			
D0-D63, DP0-3 Write Data Float Delay		10.0	nS	9	(1)			
A5-A31 Setup Time	6.0		nS	10				
A5-A31 Hold Time	1.0		nS	8				
INV, AP Setup Time	5.0		nS	8				
EADS# Setup Time	5.5		nS	8				
EADS#, INV, AP Hold Time	1.0		nS	8				
KEN# Setup Time	5.0		nS	8				
NA#, WB/WT# Setup Time	4.5		nS	8				
KEN#, WB/WT#, NA# Hold Time	1.0		nS	8				
BRDY#, BRDYC# Setup Time	5.0		nS	8				
BRDY#, BRDYC# Hold Time	1.0		nS	8				
AHOLD, BOFF# Setup Time	5.5		nS	8				
AHOLD, BOFF# Hold Time	1.0		nS	8				
BUSCHK#, EWBE#, HOLD, PEN# Setup Time	5.0		nS	8				
BUSCHK#, EWBE#, PEN# Hold Time	1.0		nS	8				
HOLD Hold Time	1.5		nS	8				
A20M#, INTR, STPCLK# Setup Time	5.0		nS	8	(11), (15)			
A20M#, INTR, STPCLK# Hold Time	1.0		nS	8	(12)			
INIT, FLUSH#, NMI, SMI#, IGNNE# Setup Time	5.0		nS	8	(11), (15), (16)			
INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time	1.0		nS	8	(12)			
INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async	2.0		CLKs		(14), (16)			
R/S# Setup Time	5.0		nS	8	(11), (15), (16)			
R/S# Hold Time	1.0		nS	8	(12)			
R/S# Pulse Width, Async.	2.0		CLKs		(14), (16)			
D0-D63, DP0-7 Read Data Setup Time	3.0		nS	8				
D0-D63, DP0-7 Read Data Hold Time	1.5		nS	8				
	ParameterD0-D63, DP0-3 Write Data Float DelayA5-A31 Setup TimeA5-A31 Hold TimeINV, AP Setup TimeEADS# Setup TimeEADS#, INV, AP Hold TimeKEN# Setup TimeNA#, WB/WT# Setup TimeKEN#, WB/WT# Setup TimeBRDY#, BRDYC# Setup TimeBRDY#, BRDYC# Hold TimeBRDY#, BRDYC# Hold TimeBUSCHK#, EWBE#, HOLD, PEN# Setup TimeBUSCHK#, EWBE#, PEN# Hold TimeHOLD Hold TimeA20M#, INTR, STPCLK# Setup TimeA20M#, INTR, STPCLK# Hold TimeINIT, FLUSH#, NMI, SMI#, IGNNE# Setup TimeINIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async.R/S# Hold TimeR/S# Pulse Width, Async.D0-D63, DP0-7 Read Data Setup Time	ParameterMinD0-D63, DP0-3 Write Data Float DelayA5-A31 Setup Time6.0A5-A31 Hold Time1.0INV, AP Setup Time5.0EADS# Setup Time5.0EADS#, INV, AP Hold Time1.0KEN# Setup Time5.0NA#, WB/WT# Setup Time4.5KEN#, WB/WT#, NA# Hold Time1.0BRDY#, BRDYC# Setup Time5.0BRDY#, BRDYC# Hold Time1.0BRDY#, BRDYC# Hold Time1.0AHOLD, BOFF# Setup Time5.0BUSCHK#, EWBE#, HOLD, PEN#5.0Setup Time5.0BUSCHK#, EWBE#, PEN# Hold Time1.0HOLD Hold Time1.5A20M#, INTR, STPCLK# Setup Time5.0INIT, FLUSH#, NMI, SMI#, IGNNE#5.0INIT, FLUSH#, NMI, SMI#, IGNNE#2.0INIT, FLUSH#, NMI, SMI#, IGNNE#5.0R/S# Setup Time5.0R/S# Hold Time1.0R/S# Hold Time2.0R/S# Hold Time5.0R/S# Hold Time5.0R/S# Hold Time5.0R/S# Hold Time5.0R/S# Pulse Width, Async.2.0D0-D63, DP0-7 Read Data Setup Time3.0	ParameterMinMaxD0-D63, DPO-3 Write Data Float Delay10.0A5-A31 Setup Time6.01A5-A31 Hold Time1.01INV, AP Setup Time5.01EADS#, Setup Time5.51EADS#, INV, AP Hold Time1.01KEN# Setup Time5.01NA#, WB/WT# Setup Time4.51REDY#, BRDYC# Setup Time5.01BRDY#, BRDYC# Setup Time5.01AHOLD, BOFF# Setup Time5.01AHOLD, BOFF# Hold Time1.01BUSCHK#, EWBE#, HOLD, PEN# Setup Time5.01BUSCHK#, EWBE#, PEN# Hold Time1.01BUSCHK#, EWBE#, PEN# Hold Time1.01A200M#, INTR, STPCLK# Setup Time5.01A20M#, INTR, STPCLK# Hold Time1.01INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time1.01INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time1.01INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time1.01INIT, FLUSH#, NMI, SMI#, IGNNE# 	ParameterMinMaxUnitD0-D63, DP0-3 Write Data Float Delay10.0nSA5-A31 Setup Time6.0I.0.0nSA5-A31 Hold Time1.0I.0nSINV, AP Setup Time5.0I.0nSEADS# Setup Time5.5I.0nSEADS#, INV, AP Hold Time1.0I.0nSKEN# Setup Time5.0I.0nSNA#, WB/WT# Setup Time4.5I.0nSBRDY#, BRDYC# Setup Time5.0I.0nSBRDY#, BRDYC# Hold Time1.0I.0nSBRDY#, BRDYC# Hold Time1.0I.0nSBRDY#, BRDYC# Hold Time1.0I.0nSBRDY#, BRDYC# Hold Time1.0I.0nSBUSCHK#, EWBE#, HOLD, PEN# Setup Time5.0I.0nSBUSCHK#, EWBE#, PEN# Hold Time1.0I.0nSA20M#, INTR, STPCLK# Setup Time5.0I.0nSA20M#, INTR, STPCLK# Hold Time1.0I.0I.SINIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async1.0I.0I.SINIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async1.0I.0I.SR/S# Pulse Width, Async2.0I.0I.SR/S# Hold Time1.0I.0I.SI.SR/S# Hold Time5.0I.0I.SI.SIDIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, AsyncI.0I.SI.SR/S# Hold Time1.0I.0I.SI.SR/S# Hold Time<	ParameterMinMaxUnitFigureD0-D63, DPO-3 Write Data Float Delay10.0nS9A5-A31 Setup Time6.01.0nS10A5-A31 Setup Time1.01.0nS8INV, AP Setup Time5.01.0nS8EADS# Setup Time5.51.0nS8EADS#, INV, AP Hold Time1.01.0nS8KEN# Setup Time5.01.0nS8KEN# Setup Time5.01.0nS8RENPWH Setup Time4.51.0nS8BRDY#, BRDYC# Setup Time5.01.0nS8BRDY#, BRDYC# Hold Time1.01.0nS8AHOLD, BOFF# Setup Time5.01.0nS8BUSCHK#, EWBE#, HOLD, PEN# Setup Time5.0nS8BUSCHK#, EWBE#, PEN# Hold Time1.0nS8A20M#, INTR, STPCLK# Setup Time5.0nS8A20M#, INTR, STPCLK# Hold Time1.0nS8A20M#, INTR, STPCLK# Hold Time1.0nS8INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time1.0nS8INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async2.0nS8R/S# Hold Time5.0nS88R/S# Hold Time1.0nS88AGOHF, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async2.0nS8R/S# Pulse Width, Async.2.0ICLKS8R/S# Pul			

Table 16. 60-MHz Bus A.C. Specifications (Continued)

	3.135 < V _{CC} < 3.6\	/, T _A =	10 to 4	5°C, C∟ =	= 0 pF	
Symbol	Parameter	Min	Max	Unit	Figure	Notes
t36	RESET Setup Time	5.0		nS	9	(11), (15)
t ₃₇	RESET Hold Time	1.0		nS	9	(12)
t ₃₈	RESET Pulse Width, VCC & CLK Stable	15		CLKs	9	(16)
t39	RESET Active After VCC & CLK Stable	1.0		mS	9	Power up
t ₄₀	Reset Configuration Signals (INIT, FLUSH#) Setup Time	5.0		nS	9	(11), (15), (16)
t ₄₁	Reset Configuration Signals (INIT, FLUSH#) Hold Time	1.0		nS	9	(12)
t _{42a}	Reset Configuration Signals (INIT, FLUSH#) Setup Time, Async.	2.0		CLKs	9	(15)
t _{42b}	Reset Configuration Signals (FLUSH#, BRDYC#, INIT, BUSCHK#) Hold Time, Async.	2.0		CLKs	9	(20)
t _{42c}	Reset Configuration Signals (BRDYC#, BUSCHK#) Setup Time, Async.	3.0		CLKs	9	(20)
t _{42d}	Reset Configuration Signals (BRDYC#) Hold Time, RESET Driven Synchronously.	1.0		nS		To RESET falling edge (1), (27)
t44	TCK Frequency	_	16.0	MHz		
t45	TCK Period	62.5		nS	7	
t46	TCK High Time	25.0		nS	7	@2V, (1)
t ₄₇	TCK Low Time	25.0		nS	7	@0.8V, (1)
t ₄₈	TCK Fall Time		5.0	nS	7	(2.0V-0.8V), (1), (8), (9)
t ₄₉	TCK Rise Time		5.0	nS	7	(0.8V-2.0V), (1), (8), (9)
t ₅₀	TRST# Pulse Width	40.0		nS	13	Asynchronous, (1)
t ₅₁	TDI, TMS Setup Time	5.0		nS	12	(7)
t ₅₂	TDI, TMS Hold Time	13.0		nS	12	(7)
t53	TDO Valid Delay	3.0	20.0	nS	12	(8)
t54	TDO Float Delay		25.0	nS	12	(1), (8)
t55	All Non-Test Outputs Valid Delay	3.0	20.0	nS	12	(3), (8), (10)
t56	All Non-Test Outputs Float Delay		25.0	nS	12	(1), (3), (8), (10)

Table 16. 60-MHz Bus A.C. Specifications (Continued)

	$3.135 < V_{CC} < 3.6V$, T _A = 10 to 45°C, C _L = 0 pF							
Symbol	ymbol Parameter Min Max Unit Figure Notes							
t57	All Non-Test Inputs Setup Time	5.0		nS	12	(3), (7), (10)		
t ₅₈	t ₅₈ All Non-Test Inputs Hold Time 13.0 nS 12 (3), (7), (10)							

Table 16. 60-MHz Bus A.C. Specifications (Continued)

NOTES:

Notes 2, 6, and 13 are general and apply to all standard TTL signals used with the Pentium[®] OverDrive processor with MMX[™] technology.

- 1. Not 100% tested. Guaranteed by design/characterization.
- 2. TTL input test waveforms are assumed to be 0 to 3 Volt transitions with 1Volt/nS rise and fall times.
- 3. Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO, and TMS). These timings correspond to the response of these signals due to boundary scan operations.
- APCHK#, FERR#, HLDA, IERR#, LOCK#, and PCHK# are glitch free outputs. Glitch free signals monotonically transition without false transitions (i.e., glitches).
- 5. 0.8 V/ns <= CLK input rise/fall time <= 8 V/ns.
- 6. 0.3 V/ns <= Input rise/fall time <= 5 V/ns.
- 7. Referenced to TCK rising edge.
- 8. Referenced to TCK falling edge.
- 9. 1ns can be added to the max TCK rise and fall times for every 10 MHz of frequency below 33 MHz.
- 10. During probe mode operation, do not use the boundary scan timings (t₅₅₋₅₈).
- 11. Setup time is required to guarantee recognition on a specific clock. This is not applicable to the Pentium OverDrive processor with MMX technology.
- 12. Hold time is required to guarantee recognition on a specific clock.
- 13. All TTL timings are referenced from 1.5 V.
- 14. To guarantee proper asynchronous recognition, the signal must have been deasserted (inactive) for a minimum of 2 clocks before being returned active and must meet the minimum pulse width.
- This input may be driven asynchronously. However, when operating the Pentium[®] OverDrive[®] processor with MMX[™] technology, FLUSH# and RESET must be asserted synchronously.
- 16. When driven asynchronously, RESET, NMI, FLUSH#, R/S#, INIT, and SMI# must be deasserted (inactive) for a minimum of 2 clocks before being returned active.
- 17. The D/C#, M/IO#, W/R#, CACHE#, and A5-A31 signals are sampled only on the CLK that ADS# is active.
- 18. BF, BF1, and CPUTYP should be strapped to V_{CC} or V_{SS}.
- 19. These signals are measured on the rising edge of adjacent CLKs at 1.5V. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power spectrum peaking between 500KHz and 1/3 of the CLK operating frequency. The amount of jitter present must be accounted for as a component of CLK skew between devices.
- 20. BRDYC# and BUSCHK# are used as Reset configuration signals to select buffer size.
- 21. The value of this signal may have been changed, check the latest Pentium Processor Data Book for the updated values.

** Each valid delay is specified for a 0 pF load. The system designer should use I/O buffer modeling to account for signal flight time delays.

5.6.3. A. C. TABLES FOR A 66-MHZ BUS

The A.C. specifications given in Table 17 consist of output delays, input setup requirements and input hold requirements for a 66-MHz external bus. All A.C. specifications (with the exception of those for the TAP signals) are relative to the rising edge of the CLK input.

All timings are referenced to 1.5 volts for both "0" and "1" logic levels unless otherwise specified. Within the sampling window, a synchronous input must be stable for correct 200-MHz Pentium OverDrive processor with MMX technology operation.

	$3.135 < V_{CC} < 3.6V, T_A = 10$ to $45^{\circ}C, C_L = 0 \text{ pF}$								
Symbol	Parameter	Min	Max	Unit	Figure	Notes			
	Frequency	33.33	66.6	MHz		Max core Freq = 166 MHz @ 2/5			
t _{1a}	CLK Period	15.0	30.0	nS	7				
t _{1b}	CLK Period Stability		±250	pS	7	Adjacent Clocks, (1), (25)			
t ₂	CLK High Time	4.0		nS	7	@2V, (1), (5)			
t3	CLK Low Time	4.0		nS	7	@0.8V, (1), (5)			
t4	CLK Fall Time	0.15	1.5	nS	7	(2.0V-0.8V),(1),(5)			
t5	CLK Rise Time	0.15	1.5	nS	7	(0.8V0V),(1),(5)			
t _{6a}	ADSC#, PWT, PCD, BE0-7#, D/C#, W/R#, CACHE#, SCYC, Valid Delay	1.0	7.0	nS	8				
t _{6b}	AP Valid Delay	1.0	8.5	nS	8				
t _{6c}	A3-A31, LOCK# Valid Delay	1.1	7.0	nS	8				
t _{6d}	ADS#, MIO# Valid Delay	1.0	6.0	nS	8				
t7	ADS#, ADSC#, AP, A3-A31, PWT, PCD, BE0-7#, M/IO#, D/C#, W/R#, CACHE#, SCYC, LOCK# Float Delay		10.0	nS	9	(1)			
t _{8a}	APCHK#, IERR#, FERR# Valid Delay	1.0	8.3	nS	8	(4)			
t _{8b}	PCHK# Valid Delay	1.0	7.0	nS	8	(4)			
t _{9a}	BREQ, HLDA Valid Delay	1.0	8.0	nS	8	(4), (21)			
t _{9b}	SMIACT# Valid Delay	1.0	7.6	nS	8	(4), (21)			
t _{10a}	HIT# Valid Delay	1.0	8.0	nS	8	(21)			
t _{10b}	HITM# Valid Delay	1.1	6.0	nS	8				
t _{11a}	PM0-1, BP0-3 Valid Delay	1.0	10.0	nS	8				
t _{11b}	PRDY Valid Delay	1.0	8.0	nS	8				
t ₁₂	D0-D63, DP0-7 Write Data Valid Delay	1.3	7.5	nS	8	(21)			

Table 17. 66-MHz Bus A.C. Specifications

	3.135 < V _{CC} < 3.6V, T _A = 10 to 45°C, C _L = 0 pF									
Symbol	Parameter	Min	Max	Unit	Figure	Notes				
t ₁₃	D0-D63, DP0-3 Write Data Float Delay		10.0	nS	9	(1)				
t ₁₄	A5-A31 Setup Time	6.0		nS	10					
t ₁₅	A5-A31 Hold Time	1.0		nS	10					
t _{16a}	INV, AP Setup Time	5.0		nS	10					
t _{16b}	EADS# Setup Time	5.5		nS	10					
t ₁₇	EADS#, INV, AP Hold Time	1.0		nS	10					
t _{18a}	KEN# Setup Time	5.0		nS	10					
t _{18b}	NA#, WB/WT# Setup Time	4.5		nS	10					
t ₁₉	KEN#, WB/WT#, NA# Hold Time	1.0		nS	10					
t ₂₀	BRDY#, BRDYC# Setup Time	5.0		nS	10					
t ₂₁	BRDY#, BRDYC# Hold Time	1.0		nS	10					
t ₂₂	AHOLD, BOFF# Setup Time	5.5		nS	10					
t ₂₃	AHOLD, BOFF# Hold Time	1.0		nS	10					
t ₂₄	BUSCHK#, EWBE#, HOLD, PEN# Setup Time	5.0		nS	10					
t _{25a}	BUSCHK#, EWBE#, PEN# Hold Time	1.0		nS	10					
t _{25b}	HOLD Hold Time	1.5		nS	10					
t ₂₆	A20M#, INTR, STPCLK# Setup Time	5.0		nS	10	(11), (15)				
t ₂₇	A20M#, INTR, STPCLK# Hold Time	1.0		nS	10	(12)				
t ₂₈	INIT, FLUSH#, NMI, SMI#, IGNNE# Setup Time	5.0		nS	10	(11), (15), (16)				
t ₂₉	INIT, FLUSH#, NMI, SMI#, IGNNE# Hold Time	1.0		nS	10	(12)				
t ₃₀	INIT, FLUSH#, NMI, SMI#, IGNNE# Pulse Width, Async	2.0		CLKs		(14), (16)				
t ₃₁	R/S# Setup Time	5.0		nS	10	(11), (15), (16)				
t ₃₂	R/S# Hold Time	1.0		nS	10	(12)				
t ₃₃	R/S# Pulse Width, Async.	2.0		CLKs		(14), (16)				
t ₃₄	D0-D63, DP0-7 Read Data Setup Time	3.0		nS	10	(21)				
t ₃₅	D0-D63, DP0-7 Read Data Hold Time	2.0		nS	10	(21)				

Table 17. 66-MHz Bus A.C. Specifications (Continued)

	3.135 < V _{CC} < 3.6	V, T _A =	10 to 4	5°C, C∟ =	= 0 pF	
Symbol	Parameter	Min	Max	Unit	Figure	Notes
t36	RESET Setup Time	5.0		nS	11	(11), (15)
t ₃₇	RESET Hold Time	1.0		nS	11	(12)
t ₃₈	RESET Pulse Width, VCC & CLK Stable	15.0		CLKs	11	(16)
t39	RESET Active After VCC & CLK Stable	1.0		mS	11	Power up
t ₄₀	Reset Configuration Signals (INIT, FLUSH#) Setup Time	5.0		nS	11	(11), (15), (16)
t ₄₁	Reset Configuration Signals (INIT, FLUSH#) Hold Time	1.0		nS	11	(12)
t _{42a}	Reset Configuration Signals (INIT, FLUSH#) Setup Time, Async.	2.0		CLKs	11	To RESET falling edge (15)
t _{42b}	Reset Configuration Signals (INIT, FLUSH#,BRDYC#, BUSCHK#) Hold Time, Async.	2.0		CLKs	11	To RESET falling edge (20)
t _{42c}	Reset Configuration Signals (BRDYC#, BUSCHK#) Setup Time, Async.	3.0		CLKs	11	To RESET falling edge (20)
t _{42d}	Reset Configuration Signals (BRDYC#) Hold Time, RESET Driven Synchronously.	1.0		nS		To RESET falling edge (1), (27)
t ₄₄	TCK Frequency	_	16.0	MHz		
t ₄₅	TCK Period	62.5		nS	7	
t46	TCK High Time	25.0		nS	7	@2V, (1)
t47	TCK Low Time	25.0		nS	7	@0.8V, (1)
t48	TCK Fall Time		5.0	nS	7	(2.0V-0.8V), (1), (8), (9)
t49	TCK Rise Time		5.0	nS	7	(0.8V-2.0V), (1), (8), (9)
t ₅₀	TRST# Pulse Width	40.0		nS	13	Asynchronous, (1)
t ₅₁	TDI, TMS Setup Time	5.0		nS	12	(7)
t ₅₂	TDI, TMS Hold Time	13.0		nS	12	(7)
t ₅₃	TDO Valid Delay	3.0	20.0	nS	12	(8)
t ₅₄	TDO Float Delay		25.0	nS	12	(1), (8)
t ₅₅	All Non-Test Outputs Valid Delay	3.0	20.0	nS	12	(3), (8), (10)

Table 17. 66-MHz Bus A.C. Specifications (Continued)

	$3.135 < V_{CC} < 3.6V, T_A = 10$ to 45° C, C _L = 0 pF								
Symbol	nbol Parameter Min Max Unit Figure Notes								
t56	All Non-Test Outputs Float Delay		25.0	nS	12	(1), (3), (8), (10)			
t ₅₇	All Non-Test Inputs Setup Time	5.0		nS	12	(3), (7), (10)			
t ₅₈	All Non-Test Inputs Hold Time	13.0		nS	12	(3), (7), (10)			


Table 17. 66-MHz Bus A.C. Specifications (Continued)

NOTES:


Notes 2, 6, and 13 are general and apply to all standard TTL signals used with the Pentium[®] OverDrive processor with MMX[™] technology.

- 1. Not 100% tested. Guaranteed by design/characterization.
- 2. TTL input test waveforms are assumed to be 0 to 3 Volt transitions with 1Volt/nS rise and fall times.
- Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO, and TMS). These
 timings correspond to the response of these signals due to boundary scan operations.
- APCHK#, FERR#, HLDA, IERR#, LOCK#, and PCHK# are glitch free outputs. Glitch free signals monotonically transition without false transitions (i.e., glitches).
- 5. 0.8 V/ns <= CLK input rise/fall time <= 8 V/ns.
- 6. 0.3 V/ns <= Input rise/fall time <= 5 V/ns.
- 7. Referenced to TCK rising edge.
- 8. Referenced to TCK falling edge.
- 9. 1ns can be added to the max TCK rise and fall times for every 10 MHz of frequency below 33 MHz.
- 10. During probe mode operation, do not use the boundary scan timings (t_{55-58}).
- 11. Setup time is required to guarantee recognition on a specific clock. This is not applicable to the Pentium OverDrive processor with MMX technology.
- 12. Hold time is required to guarantee recognition on a specific clock.
- 13. All TTL timings are referenced from 1.5 V.
- 14. To guarantee proper asynchronous recognition, the signal must have been deasserted (inactive) for a minimum of 2 clocks before being returned active and must meet the minimum pulse width.
- This input may be driven asynchronously. However, when operating the Pentium[®] OverDrive[®] processor with MMX[™] technology, FLUSH# and RESET must be asserted synchronously.
- 16. When driven asynchronously, RESET, NMI, FLUSH#, R/S#, INIT, and SMI# must be deasserted (inactive) for a minimum of 2 clocks before being returned active.
- 17. The D/C#, M/IO#, W/R#, CACHE#, and A5-A31 signals are sampled only on the CLK that ADS# is active.
- 18. BF, BF1, and CPUTYP should be strapped to V_{CC} or V_{SS} .
- 19. These signals are measured on the rising edge of adjacent CLKs at 1.5V. To ensure a 1:1 relationship between the amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power spectrum peaking between 500KHz and 1/3 of the CLK operating frequency. The amount of jitter present must be accounted for as a component of CLK skew between devices.
- 20. BRDYC# and BUSCHK# are used as Reset configuration signals to select buffer size.
- 21. The value of this signal may have been changed, check the latest Pentium Processor Data Book for the updated values.

** Each valid delay is specified for a 0 pF load. The system designer should use I/O buffer modeling to account for signal flight time delays.



5.6.4. TIMING AND WAVEFORMS






Figure 8. Valid Delay Timing

intel

intel®




Figure 9. Float Delay Timing




Figure 10. Setup and Hold Timing




Figure 11. Reset and Configuration Timing

intel

intel




Figure 12. Test Timing




Figure 13. Reset and Configuration Timing

6.0. MECHANICAL SPECIFICATIONS

6.1. Package Dimensions

The Pentium OverDrive processor with MMX technology, an upgrade for the 75, 90, 100-MHz Pentium processor-based systems, uses a 320-pin ceramic staggered pin grid array (SPGA) package. The pins will be arranged in a 37 x 37 matrix and the package dimensions will be $1.95^{\prime\prime}$ x $1.95^{\prime\prime}$ (4.95cm x 4.95cm). See Table 18.

Table 18.	Pentium [®] OverDrive [®] Processor with
MMX	Technology Package Summary

	Package	Total	Pin	Package
	Type	Pins	Array	Size
Pentium® OverDrive® Processor with MMX™ Technology	SPGA	320	37 x 37	1.95" x 1.95" 4.95cm x 4.95cm

NOTE:

The mechanical specifications are provided in Table 19. Figure 14 shows the package dimensions for the Pentium[®] OverDrive[®] processor with MMX[™] technology.

	Family: Ceramic Staggered Pin Grid Array Package									
Symbol		Millimeters								
	Min	Max	Notes	Min	Max	Notes				
A*		33.88	Solid Lid		1.334	Solid Lid				
A1	0.33	0.43	Solid Lid	0.013	0.017	Solid Lid				
A2	2.62	2.97		0.103	0.117					
A4		20.32			0.800					
A5	10.16		Air Space	0.400		Air Space				
В	0.43	0.51		0.017	0.020					
D	49.28	49.91		1.940	1.965					
D1	45.47	45.97		1.790	1.810					
E1	2.41	2.67		0.095	0.105					
E2	1.14	1.40		0.045	0.055					
L	3.05	3.30		0.120	0.130					
Ν	320		SPGA pins	320		SPGA pins				
S1	1.52	2.54		0.060	0.100					

Table 19	Package	Dimensions
----------	---------	------------

NOTES:

* Assumes the minimum air space above the fan/heatsink.

A 0.2" clearance around three of four sides of the package is also required to allow free airflow through the fan/heatsink.




Figure 14. Pentium® OverDrive® Processor with MMX™ Technology Package Dimensions

6.2. Spatial Requirements

The Pentium OverDrive processor with MMX technology employs a fan/heatsink thermal management device. Clearance requirements must be met around the fan/heatsink to ensure unimpeded air flow for proper cooling. Figure 15 shows the Pentium OverDrive processor with MMX technology's fan/heatsink space requirements.

The Pentium OverDrive processor with MMX technology has spatial requirements defined in the respective socket specification that must be met. As shown in Figure 16, it is acceptable to allow any device (i.e., add-in cards, surface mount device,

chassis, etc.) to enter within the free space distance of 0.2" from the Pentium OverDrive processor with MMX technology package if it is not taller than the level of the heatsink base. In other words, if a component is taller than height "B," it cannot be closer to the Pentium OverDrive processor with MMX technology package than distance "A". This applies to three of the four sides of the Pentium OverDrive processor with MMX technology package, although the back and handle sides of a ZIF socket will generally automatically meet this specification since they have widths larger than distance "A." Compliance to this requirement will ensure systems can be upgraded to the Pentium OverDrive processor with MMX technology. NOTE:

Z = 1.4 for Pentium[®] OverDrive[®] processor with MMX[™] technology.

Figure 15. Illustrates Physical Space Requirements for the Pentium[®] OverDrive[®] Processor with MMX[™] Technology

TEMP

290607-15

Figure 16. Required Free Space from Sides of SPGA Package

6.3. Socket

6.3.1. SOCKET COMPATIBILITY

Socket 5 (320 pins) and Socket 7 (321 pins) are defined specifically for the requirements of the Pentium OverDrive processor with MMX technology. Socket 5 and Socket 7 define a fifth row of pins in the inside of the 296-pin SPGA socket. The rows "E" and "AJ" are the new rows of pins defined by Socket 5 and Socket 7. Socket 5 and Socket 7 are a superset of the original 75, 90, and 100-MHz Pentium processor (296 pins) pinout.

The Pentium OverDrive processor with MMX technology sockets are compatible with their respective original Pentium processors. To insure

proper operation of Pentium OverDrive processor with MMX technology, all power and ground pins should be connected as defined by the respective socket definitions.

6.3.2. SOCKET 5 PINOUT

Socket 5 is the 320-pin ZIF (Zero Insertion Force) socket recommended for the 150/166-Pentium OverDrive processor with MMX technology. The Socket 5 pinout is defined with additional power and ground pins to ensure proper functionality of the Pentium OverDrive processor with MMX technology. The pinout is also specifically defined to ensure proper orientation for the Pentium OverDrive processor with MMX technology.




Figure 17. 320-Pin Socket 5

6.3.3. SOCKET 7 PINOUT

Socket 7 is a 321-pin ZIF (Zero Insertion Force) socket recommended for future Pentium and Pentium

OverDrive processors and should be used for all new designs. Socket 7 is pin compatible with the 320-pin Socket 5 with the addition of a key pin. Contact Intel for further information.

	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 3	1 32 33 34 35 36 37
A	VŠS DÄ1 VČC2 VČC2 VČC2 VČC2 VČC2 VČC3 VČC3 VČC3 VČC3 VČC3 VČC3 VČC3 DŽ	
В	ุ บุรีร	DI6 DI3 DI1 B
c	INC DĂ7 DĂ5 DPA D38 D36 D34 D32 D31 D29 D27 D25 DP2 D24 D21 D1	
D	DŠ0 DÅ8 DÅ4 DÅ0 DŠ9 DŠ7 DŠ5 DŠ3 DÅ3 DÅ0 DŽ8 DŽ4 DŽ3 DŤ9 DĚ1	D12 D8 DP0
E	DŠ4 DŠ2 DÃ9 DÃ6 DÃ2 VŠS VŠS VČC2 NČ VŠS VČC3 VŠS NČ VČC3 VŠS VŠ	
F	Δ^β6 Δ^ξ1 Δ^β5	D5 D4 F
G	vcč2 DŠ5 DŠ3	D3 D1 VCC3 G
н	všs pš6	PICCLK VSS
1	VCČ2 DŠ7 DŠ8	PIČDO D2 VČC3
к	všs dš9	Do vŝs ^K
L	VCČ2 DĚ1 DĚ0	VCC3 PICD1 VCC3
M	vš d42	TCK VSS M
N	νςζ2 δδ3 δρ7	TDO TDI VCC3 N
Р	vss ierr≠	TMS# VSS P
0	VCC2 PMOBPO FERR#	TRŜT# CPUTYP VCC3
R	VSS PM1BP1	NC VSS R
s	ΥCC2 ΒΡ̈́2 ΒΡ̈́3	NC NC VCC3 S
т	všs milo -	VCC3 VSS
U V	VCC2 CACHE# INV	vcc3 vss vcc3
v	v§s ahôld	STPCLK# VSS
w	VČC2 EWBE# KEN#	NC NC VCC3
X Y	všs brďy#	
z	VCC2 BRDYC# NA#	INC FRCMC# VCC3
AA	VSS BOFF#	0 0 Z PEN# VSS Z 0 0 0 AA
AB	VČC2 PHĪT# WB/WT#	INIT IGNNE# VCC3 AB
AC	VSS HOLD	SMI# VSS AC
AD	VCC2 PHITM# PRDY	NMI RS# VCC3
AE	VŠS PBGNT#	INTR VSS
AF	VCČ2 PBRĚQ# APCHK#	A23 D/P# VCC3
AG	všs pchk#	AŽ1 VŠS AF
АН	VCC2 SMIÄCT# PCD	A27 A24 VCC3 AH
AJ	všs ločk#	A26 A22 AJ
AK	BREQ HLĎA AĎŠ# VŠS VŠS VČC2 VŠS NČ VŠS VČC3 VŠS NČ VŠS VŠS VČC3 VŠ ΑΡ DĺC# HĺŤ# A2ÔM# BEŤ# BEŠ# BEŠ# BEŤ# CĺŤK REŠET AŤ9 AŤ7 AŤ5 AŤ3 Å9	
AL		
АМ	ווֹת אָשָׁר אוז'אוּ אַטַאַלאָד אוז'אָא אַטַאָרא אַנאָא אָז אָד אוז'א אוז אַטאָרא אוז'א אוז איז אַזאָא אוז איז א אַטאָרא אַזאָא אוז איז איז איז איז איז איז איז איז איז אי	1 A7 A3 VSS AL A8 A4 A30 AM
AN	0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	VCC5 VCC5 INC FLUSH# VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC3 VCC3	
	1 2 3 7 3 6 7 6 7 10 11 12 13 14 13 10 17 10 17 20 21 22 23 24 23 20 27 20 27 30 3	290607-18
NOT	TE:	
Shar	aded pins are internal no connects on the Pentium® OverDrive® processor with MMX™ technology	

Shaded pins are internal no connects on the Pentium[®] OverDrive[®] processor with MMX[™] technology.

Figure 18. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Pinout—Top Side View

Pentium[®] OverDrive[®] PROCESSOR WITH MMX[™] TECHNOLOGY

intel

A NC D15 D18 D22 VCC3 VCC3 VCC3 VCC3 VCC3 VCC2 VCC2 <th>АВ</th>	АВ
B D11 D13 D16 D20 VSS	в
C D ⁵ D ² D	
D DP0 D8 D12 DP1 D19 D23 D26 D28 D30 D33 D35 D37 D39 D40 D44 D48 D50 E V V C3 D6 D7 VSS VSS V VSS V VSS VSS D40 D44 D48 D50 F D4 D5 D5 D7 D5 D7	o c
E v	D
F D4 D5 DP5 D51 DP6 G VCC3 D1 D3 D53 D55 VC	0 E
G vCc3 D1 D3 D53 VC	54 F
UCC3 D1 D3 D55 VC	G
	.C2
VSS PICCLK D56 VSS	s j
VCC3 D2 PICD0 D58 D57 VC K ο	C2
VSS D0 D59 VSS	о I I
VCC3 PICD1 VCC3 D60 D61 VC	C2 M
WSS TCK D62 VSS	0 N
P VCC3 TDI TDO DP7 D63 VC	C2 p
VSS_TMS#	ο <u>α</u>
YCC3 CPUTYP TRŠT# FER# PMOBPO VČ R VŠS NČ PMIBP1 VŠS	C2 R
	∘ s
T VCC3 NC NC BP3 BP2 VC	C2 T
VSS VCC3 MI/O# VSS	。 III
U VČC3 VŠS IŇV CAČHE# VČ V VŠS STPČLK# AHÔLD VŠS	.C2 v
	o w
W VCC3 NC KEN# EWBE# VC X VSS NC BRDY# VSS BRDY# VSS	C2 X
Y O O O	ο. γ
VČC3 FRCMC# NA# BRDÝC# VC Z VŠS PĚN# BDÔFF# VŠS	z
	AA
ΛΤ VČC3 ΙGŇŇE# ΙŇĪT WBŇVT# PHĬT# VČ AB VŠS SMI# HOLD VŠS	C2 AB
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	o AC
AD VSS INTR PRDY PHITM# VC PDS INTR PBGNT# VSS	AD
	o AE
AF VSS A21 APCHK# PBREQ# VC	C2 AF
AG 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
AH 0 0 0 0 0	C2 AH
	AJ
VSS A25 A31 VSS VCC3 VSS NC VSS VCC3 VSS VCC2 VSS ADS# HLDA BR AK A28 A29 A5 A9 A13 A15 A17 A19 REŠET CLK BE7# BE5# BE3# BE1# A20M# HIT# DIC# AP	AK
AL VSS A3 Å7 Å11 Å12 Å14 Å16 Å18 Å20 NC SCYC BE6# BE4# BE2# BE0# BUSCHK# HITM# PWT IN	o AL
AM A30 A4 A8 VSS VSS VSS VSS VSS VSS VSS VSS VSS VS	
	o AN
37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	
	290607-19

Figure 19. Pentium[®] OverDrive[®] Processor with MMX[™] Technology Pinout—Pin Side View

7.0. THERMAL SPECIFICATIONS

The Pentium OverDrive processor with MMX technology is shipped with an attached fan/heatsink for a complete thermal solution for the processor upgrade. The fan/heatsink cooling solution will properly cool the Pentium OverDrive processor with MMX technology provided the space requirements of Section 6.2 are met and the maximum air temperature entering the fan/heatsink (T_A) does not exceed 45°C. The fan/heatsink inlet temperature (T_A) is measured 0.3" above the centerline of the fan hub at the system maximum ambient operating temperature (see Figure 15).

8.0. TESTABILITY

8.1. Introduction

This section describes the features which are included in the Pentium OverDrive processor with MMX technology for purposes of testability of the part. The testability features provided for the original Pentium processor are also available on the Pentium OverDrive processor with MMX technology. The Pentium OverDrive processor with MMX technology however, does not support the IEEE Standard 1149.1 boundary scan using the Test Access Port (TAP) and TAP Controller as described in Chapters 11 and 27 of the *Pentium*[®] *Family User's Manual, Volume 1.* Contact your Intel representative for further details. Some features of testability are described below.

8.2. Built in Self Test (BIST)

Self test is initiated by driving the INIT pin high when RESET transitions from high to low. No bus cycles are run by the Pentium OverDrive processor with MMX technology during self test. The duration of self test is approximately 2¹⁹ clocks. BIST is used to test approximately 70% of the devices in the Pentium OverDrive processor with MMX technology.

The Pentium OverDrive processor with MMX technology BIST consists of two parts: hardware self test and microcode self test. During the hardware portion of BIST, the microcode and the large PLAs are tested. All possible input combinations of the microcode ROM and PLAs are tested. The microcode self test is done by comparing the stored value of ROM check sums with the result of the self test.

If a mismatch occurs or errors are detected during BIST, the Pentium OverDrive processor with MMX technology will assert the IERR# pin and attempt to shutdown.

8.3. Tri-State Test Mode

When the FLUSH# pin is sampled low in the clock prior to the RESET pin going from high to low, the Pentium OverDrive processor with MMX technology enters tristate test mode. The Pentium OverDrive processor with MMX technology floats all of its output pins and bi-directional pins including pins which are never floated during normal operation (except TD0). Tristate test mode can be initiated in order to facilitate testing of board connections. The Pentium OverDrive processor with MMX technology remains in tristate test mode until the RESET pin is toggled again.

APPENDIX A

Pentium[®] OverDrive[®] Processor with MMX[™] Technology UPGRADABILITY DESIGN CONSIDERATIONS

Intel has designed the family of Pentium OverDrive processors so that they can be easily installed by the enduser. PC manufactures can support this by implementing the design considerations listed in Table 20.

Design Consideration	Implementation
Visible Pentium [®] OverDrive [®] Processor with MMX [™] Technology Socket	The Pentium OverDrive processor socket should be easily visible when the PC's cover is removed. Label the Pentium OverDrive processor socket and the location of pin 1 by silk screening this information on the PC board.
Accessible Pentium OverDrive Processor Socket	Make the Pentium processor easily accessible to the end user (i.e., do not place the Intel Pentium OverDrive processor socket under the hard disk). If the low insertion force (LIF) is used, position the Pentium OverDrive processor socket on the PC board such that there is ample clearance around the socket.
Foolproof Chip Orientation	Intel packages all Pentium OverDrive processors with a "keyed pin configuration" that insures that the Pentium OverDrive processors fits into the respective sockets in the correct orientation.
Zero Insertion Force Upgrade Socket	The high pin count of the Pentium OverDrive processors often require more than 60 lbs of insertion force for Low Insertion Force (LIF) sockets. A Zero Insertion Force (ZIF) socket insures that the chip insertion force does not damage the PC Board. If the ZIF socket has a handle, be sure to allow enough clearance for the socket handle. If a LIF socket is used, additional PC board support is recommended.
"Plug and Play"	Jumper or switch changes should not be needed to electrically configure the system for the Pentium OverDrive processor.
Thorough Documentation	Describe the Pentium OverDrive processor's installation procedure in the PC's User's Manual.

Table 20. Design Considerations

APPENDIX B

Pentium[®] OverDrive[®] Processor with MMX[™] Technology ZIF SOCKET VENDORS

The following list provides examples of sockets which can be used for Pentium processor-based systems.

NOTE

This is not a comprehensive list, Intel has not tested all of the Vendor's sockets listed below and cannot guarantee that these will meet every PC manufacturer's specific requirement.

	Socket	No.	Style	Drawing No.	Part No.
АМР	Socket	5	SLAZ, OC, T	C-916513	916513
(800) 522-6752	Socket	5	SLAZ, OC, T	C-916560	916560
	Socket	5	SLAZ, OC, T	C-916655	916655
	Socket	5	SLAZ, OC, T	C-916656	916656
	Socket	5	SLAZ, OC, T	C-916671	916671
	Socket	5	SLAZ, OC, T	C-916672	916672
	Socket	7	SLAZ, OC, T	C-916637	916637
	Socket	7	SLAZ, OC, T	C-916657	916657
	Socket	7	SLAZ, OC, T	C-916658	916658
Appros	Socket	5	SLAZ, OC, T	KEA391129	SLR-S19-320-LN2
(408) 567-1234	Socket	7	SLAZ, OC, T	KEA391130	SLR-S19-321-LN2
	Average plating thickness used for qualification testing: 11.2 micro inches gold.				
Augat	Socket	5	SLAZ, OC, T	MP-AX159BCD20	MP-AX159BCD203
(800) 999-7646	Socket	5	SLAZ, OC, T	MP-AX159BCD20A	MP-AX159BCD203A
	Socket	5	SLAZ, OC, T	MP-AX159BCD20B	MP-AX159BCD203B
	Socket	7	SLAZ, OC, T	MP-AX164BCD21X	MP-AX164BCD213
	Socket	7	SLAZ, OC, T	MP-AX164BCD21XA	MP-AX164BCD213A
	Socket	7	SLAZ, OC, T	MP-AX164BCD21XB	MP-AX164BCD213B
	Average plating thickness used for qualification testing sockets: 19 micro inches gold.				

	Socket	No.	Style	Drawing No.	Part No.
Berg/Mckenzie	Socket	5	SLAZ, OC, T	SAL B 270086-000	ZIF 97050-4020
(510) 654-2700	Socket	5	SLAZ, OC, T	SAL B 270086-000	ZIF 97050-4120
	Socket	7	SLAZ, OC, T	SAL B 270088-000	ZIF 97054-4020
	Socket	7	SLAZ, OC, T	SAL B 270088-000	ZIF 97054-4120
	Average plating thickness used for qualification testing sockets: 35 micro inches gold				
Foxconn	Socket	5	SLAZ, OC, NT	309-0000-049	PZ32023-0120
(408) 749-1228	Socket	5	SLAZ, OC, T	309-0000-049	PZ32033-0120
	Socket	5	SLAZ, OC, T	309-0000-049	PZ32043-0120
	Socket	5	SLAZ, OC, T	309-0000-049	PZ32053-0120
	Socket	7	SLAZ, OC, T	309-0000-062	PZ32143-0120
	Socket	7	SLAZ, OC, T	309-0000-062	PZ32153-0120
	Average plating thickness used for qualification testing: 10.0 micro inches gold				
JAE	Socket	5	SLAZ, OC, T	SJ029842-E	PCPS-ZL320-A9
(714) 753-2628	Socket	7	SLAZ, OC, T	SJ029842-E	PCPS-ZL321-A9
	Average plating thickness used for qualification testing: Socket 5/7 3.7 micro inched gold Flash/31.4 microinches Palladium Nickel, Socket 8 4.5 micro inched gold Flash/34 micro inches Palladium Nickel.				
Producer	Socket	5	SLAZ, OC, T	PD104-3202	PD104-32025
886-2-202-3578	Average plating thickness used for qualification testing: 5.7 micro inches gold.				
Yamaichi	Socket	5	SLAZ, OC, T	KL-13790	NP210-320-0100-CC0
(800) 769-0797	Socket	5	SLAZ, OC, T	KL-13425	NP210-320-0100-CC1
	Socket	5	SLAZ, OC, T	KL-13518	NP210-320-0100-CC2
	Socket	5	SLAZ, OC, T	KL-13930	NP210-320-0100-CC3
	Socket	5	SLAZ, OC, T	KL-13625	NP210-320K13625(D)
	Socket	7	SLAZ, OC, T	KL-13823	NP210-321-0100-CC1
	Socket	7	SLAZ, OC, T	KL-13620	NP210-321-0100-CC2
	Socket 7 SLAZ, OC, T KL-13938 NP210-321-0100-CC3				
	Average plating thickness used for qualification testing: 6.1 micro inches gold.				